a fast multiplier implement using verilog
☆13Dec 23, 2014Updated 11 years ago
Alternatives and similar repositories for FastMultiplier
Users that are interested in FastMultiplier are comparing it to the libraries listed below
Sorting:
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆21May 20, 2020Updated 5 years ago
- 使用Verilog设计的带四舍五入功能的浮点加法器☆22Dec 19, 2011Updated 14 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆17Jan 28, 2022Updated 4 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆34May 28, 2021Updated 4 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- Language for simplifying parameterized RTL design☆13Nov 6, 2024Updated last year
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- Super Audio CD ISO-Image decoder addon☆16Feb 27, 2026Updated 3 weeks ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆43Apr 11, 2024Updated last year
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 3 years ago
- 基于多智能体LLM的中文金融交易框架 - TradingAgents中文增强版☆35Mar 11, 2026Updated last week
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated last month
- ☆20Dec 11, 2022Updated 3 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated 11 months ago
- A simple and naive WPF appliation that launches SSH daemon inside WSL☆11Jun 5, 2019Updated 6 years ago
- Recursive unified ORAM☆15Sep 23, 2015Updated 10 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Reference implementation of Curve25519 and Curve448 as specified in RFC7748☆10Jun 22, 2019Updated 6 years ago
- USB2.0 Device Controller IP Core☆15Aug 18, 2023Updated 2 years ago
- Cycle accurate MC6502 compatible processor in Verilog.☆17Oct 11, 2021Updated 4 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- Mixin classes and traits dynamically☆10Sep 4, 2017Updated 8 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Convert any value to code☆12Jul 1, 2023Updated 2 years ago
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆16Aug 3, 2019Updated 6 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 7 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- Antelope cryptography library for ECC, RSA and SHA-3☆10Mar 12, 2025Updated last year