DeamonYang / FPGA_FFTLinks
基于FPGA的FFT
☆19Updated 6 years ago
Alternatives and similar repositories for FPGA_FFT
Users that are interested in FPGA_FFT are comparing it to the libraries listed below
Sorting:
- 学习AXI接口,以及xilinx DDR3 IP使用☆40Updated 8 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆29Updated 4 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆51Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Updated 11 years ago
- ☆38Updated 10 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- Implementation of the PCIe physical layer☆60Updated 6 months ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Updated 7 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆38Updated last year
- ☆27Updated 4 years ago
- ☆34Updated 6 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆36Updated 8 years ago
- 异步FIFO的内部实现☆25Updated 7 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Updated 7 years ago
- ☆28Updated 7 months ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Updated 4 years ago
- An AXI DDR3 SDRAM controller for FPGA☆44Updated 2 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Updated 6 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆15Updated 3 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Updated 7 years ago
- ☆11Updated 5 years ago
- ☆34Updated 4 years ago
- Build an open source, extremely simple DMA.☆23Updated 6 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆96Updated 8 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago