基于FPGA的FFT
☆19Feb 18, 2019Updated 7 years ago
Alternatives and similar repositories for FPGA_FFT
Users that are interested in FPGA_FFT are comparing it to the libraries listed below
Sorting:
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- 基于USB2.0 的数据采集卡☆21Feb 20, 2019Updated 7 years ago
- FFT algorithm for fpga☆25Aug 17, 2021Updated 4 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- FPGA 百兆以太网☆12Feb 23, 2019Updated 7 years ago
- ☆13Feb 28, 2016Updated 10 years ago
- Radix-4 1024 point fft in verilog☆13Apr 29, 2020Updated 5 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆17Dec 23, 2025Updated 2 months ago
- FPGA 同步FIFO与异步FIFO☆32Feb 26, 2019Updated 7 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆18Mar 4, 2019Updated 6 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆16Apr 22, 2022Updated 3 years ago
- PID controller with FPGA hardware☆20Oct 5, 2019Updated 6 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆33Aug 13, 2024Updated last year
- 用Altera FPGA芯片自制CPU☆43Aug 10, 2014Updated 11 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- 基于Verilog实现的全数字锁相环☆42Dec 6, 2021Updated 4 years ago
- uvm_axi is a uvm package for modeling and verifying AXI protocol☆21Feb 7, 2025Updated last year
- This project is to design yolo AI accelerator in verilog HDL.☆33Oct 8, 2024Updated last year
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 4 years ago
- ☆27May 11, 2021Updated 4 years ago
- Project: Precise Measure of time delays in FPGA☆30Aug 3, 2017Updated 8 years ago
- ☆32Jan 23, 2021Updated 5 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Apr 24, 2020Updated 5 years ago
- LC6500DMD python control☆11Nov 15, 2016Updated 9 years ago
- ☆13Apr 14, 2023Updated 2 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆12Dec 9, 2020Updated 5 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- 基于FPGA进行车牌识别☆91Oct 19, 2023Updated 2 years ago
- fpga跑sobel识别算法☆44Mar 15, 2021Updated 4 years ago
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago