pareddy113 / Design-of-various-multiplier-Array-Booth-Wallace-Links
☆22Updated last year
Alternatives and similar repositories for Design-of-various-multiplier-Array-Booth-Wallace-
Users that are interested in Design-of-various-multiplier-Array-Booth-Wallace- are comparing it to the libraries listed below
Sorting:
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆56Updated 2 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- AXI总线连接器☆105Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆132Updated 7 years ago
- Pipeline FFT Implementation in Verilog HDL☆137Updated 6 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆21Updated last year
- ☆69Updated 9 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆63Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- ☆37Updated 6 years ago
- Some useful documents of Synopsys☆90Updated 3 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- SPI interface connect to APB BUS with Verilog HDL☆37Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆67Updated 3 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆36Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Updated last year
- IC implementation of TPU☆135Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago