pareddy113 / Design-of-various-multiplier-Array-Booth-Wallace-Links
☆22Updated last year
Alternatives and similar repositories for Design-of-various-multiplier-Array-Booth-Wallace-
Users that are interested in Design-of-various-multiplier-Array-Booth-Wallace- are comparing it to the libraries listed below
Sorting:
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- AXI总线连接器☆105Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆97Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆56Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆193Updated 3 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆139Updated 7 years ago
- ☆72Updated 9 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆133Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated 2 years ago
- VIP for AXI Protocol☆159Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆21Updated last year
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆187Updated 7 years ago
- Some useful documents of Synopsys☆92Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆88Updated last year
- Pipeline FFT Implementation in Verilog HDL☆149Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Updated 4 years ago
- round robin arbiter☆77Updated 11 years ago
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆131Updated 8 years ago
- AMBA bus generator including AXI, AHB, and APB☆114Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆113Updated 8 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆70Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago