srimanthtenneti / SOC-Design-ARM-M0Links
This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.
☆11Updated last year
Alternatives and similar repositories for SOC-Design-ARM-M0
Users that are interested in SOC-Design-ARM-M0 are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- Testbenches for HDL projects☆20Updated this week
- WISHBONE Interconnect☆11Updated 7 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 7 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆20Updated 2 years ago
- Python tools for processing Verilog files☆10Updated 13 years ago
- Generic AXI master stub☆19Updated 11 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆12Updated 6 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆18Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- Verilog IP Cores & Tests☆13Updated 7 years ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- Xilinx IP repository☆13Updated 7 years ago
- IP Catalog for Raptor.☆14Updated 8 months ago
- Cortex-M0 DesignStart Wrapper☆20Updated 6 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆30Updated 9 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago