mirror of https://git.elphel.com/Elphel/x393_sata
☆37May 12, 2020Updated 6 years ago
Alternatives and similar repositories for x393_sata
Users that are interested in x393_sata are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- mirror of https://git.elphel.com/Elphel/x393☆41Mar 16, 2023Updated 3 years ago
- ☆92May 4, 2017Updated 9 years ago
- Verilog Repository for GIT☆36May 4, 2021Updated 5 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 5 months ago
- RTL for mipi serialize and deserialize☆11Oct 16, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- Open-Channel Open-Way Flash Controller☆25Sep 10, 2021Updated 4 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆17Jul 12, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆57Oct 9, 2023Updated 2 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Small footprint and configurable SATA core☆166Updated this week
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆73Jul 17, 2026Updated last week
- A variable FPGA-based QAM transmitter with scalable mixed time and frequency domain signal processing.☆22Jan 27, 2021Updated 5 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- LPC (Low Pin Count) interface peripheral module in pure Verilog☆17Jan 15, 2024Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆88Apr 25, 2017Updated 9 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆111May 8, 2026Updated 2 months ago
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- MIPI CSI-2 RX☆43Oct 20, 2021Updated 4 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- DDR4 Simulation Project in System Verilog☆47Aug 18, 2014Updated 11 years ago
- RTL Verilog library for various DSP modules☆99Feb 17, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆78Jun 2, 2024Updated 2 years ago
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆21Feb 12, 2017Updated 9 years ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 14 years ago