Elphel / x393_sataLinks
mirror of https://git.elphel.com/Elphel/x393_sata
☆34Updated 5 years ago
Alternatives and similar repositories for x393_sata
Users that are interested in x393_sata are comparing it to the libraries listed below
Sorting:
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 7 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 8 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- ☆18Updated 3 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆28Updated last year
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated 10 months ago
- ☆32Updated 4 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- ☆22Updated 8 years ago
- ☆25Updated 4 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- hdmi-ts Project☆13Updated 8 years ago
- An Ethernet MAC conforming to IEEE 802.3☆22Updated 8 years ago
- Verilog FT245 to AXI stream interface☆29Updated 7 years ago
- Xilinx IP repository☆13Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago