Alternatives and similar repositories for liberty-db

Users that are interested in liberty-db are comparing it to the libraries listed below

• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆54Updated 4 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆74Updated this week
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated this week
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆111Updated this week
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆31Updated 2 months ago
• Ravenslofty / librecell
  ☆25Updated 4 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆47Updated 6 months ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆159Updated 10 months ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆43Updated last week
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆68Updated this week
• Kuree / hgdb
  Hardware generator debugger
  ☆74Updated last year
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆81Updated 3 months ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆74Updated this week
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆93Updated 3 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆120Updated last month
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆64Updated 8 months ago
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆11Updated 3 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated 5 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆46Updated 9 months ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆35Updated this week
• ucsc-vama / essent
  high-performance RTL simulator
  ☆168Updated last year
• Coloquinte / PlaceRoute
  VLSI placement and routing tool
  ☆14Updated last year
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆55Updated 4 years ago
• Jacajack / hdl
  A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
  ☆21Updated 4 months ago
• NVlabs / INSTA
  ☆76Updated 3 weeks ago
• ABKGroup / PROBE3.0
  ☆44Updated last year
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆21Updated 2 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 2 months ago