Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter
☆25Feb 24, 2026Updated 3 months ago
Alternatives and similar repositories for liberty-db
Users that are interested in liberty-db are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆26Aug 13, 2020Updated 5 years ago
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- Netlist API (and more) for EDA flow development☆138Updated this week
- Logic circuit analysis and optimization☆49Feb 2, 2026Updated 3 months ago
- Parametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more☆25Jun 8, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆106Jun 20, 2025Updated 11 months ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Currently only a playground for rust, wgpu, openlayers web mapping combo☆19Updated this week
- ☆24May 6, 2023Updated 3 years ago
- Chip on Wafer on Substrate (CoWoS) Guide☆54Feb 1, 2022Updated 4 years ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14May 19, 2026Updated last week
- Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21☆18Jan 12, 2025Updated last year
- ideas and eda software for vlsi design☆51Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Mar 6, 2022Updated 4 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆15Sep 3, 2018Updated 7 years ago
- Python module for Environment Modules☆17Sep 7, 2017Updated 8 years ago
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- A standalone structural (gate-level) verilog parser☆41Mar 20, 2026Updated 2 months ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- An innovative Verilog-A compiler☆186Aug 20, 2024Updated last year
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆61Aug 7, 2022Updated 3 years ago
- VLSI placement and routing tool☆17Dec 20, 2025Updated 5 months ago
- Inserting elements into this map yields a persistent, type-safe Index to that new element.☆13Oct 15, 2018Updated 7 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Hardware implementation of ORAM☆24Jul 12, 2017Updated 8 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆25Jul 1, 2024Updated last year
- Tiny Tapeout 06☆16Nov 15, 2025Updated 6 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆33Feb 25, 2022Updated 4 years ago
- An innovative Verilog-A compiler - reloaded☆41Feb 26, 2026Updated 3 months ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 5 months ago
- Code release of "DeepOHeat: Operator Learning-based Ultra-fast Thermal Simulation in 3D-IC Design", DAC 2023. https://arxiv.org/pdf/2302.…☆33Sep 3, 2024Updated last year