Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter
☆29Feb 24, 2026Updated 7 months ago
Alternatives and similar repositories for liberty-db
Users that are interested in liberty-db are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Solution for 2022 ICCAD Problem D: Wirelength Driven Detailed Macro Placement☆15Nov 14, 2024Updated last year
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- Database and Tool Framework for EDA☆128Jan 25, 2021Updated 5 years ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 4 years ago
- ☆111Jun 20, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆19Jun 12, 2026Updated 4 months ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆15Jan 9, 2026Updated 9 months ago
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆28Aug 13, 2020Updated 6 years ago
- Spirit X3 Liberty Format Parser. opensourceliberty.org for more info.☆10Jan 5, 2023Updated 3 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Updated this week
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆23May 2, 2026Updated 5 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Integrated Circuit Layout☆63Feb 25, 2025Updated last year
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆16Sep 3, 2018Updated 8 years ago
- Netlist API (and more) for EDA flow development☆165Updated this week
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- EDA physical synthesis optimization kit☆69Nov 13, 2023Updated 2 years ago
- ☆15Jul 19, 2024Updated 2 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 8 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆46Jan 13, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- GL0AM GPU Accelerated Gate Level Logic Simulator☆33Feb 11, 2026Updated 8 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Oct 8, 2026Updated last week
- Parametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more☆27Jun 8, 2024Updated 2 years ago
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 8 months ago
- ☆31Dec 8, 2025Updated 10 months ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 9 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆70Sep 22, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- ☆27Apr 24, 2021Updated 5 years ago
- M3D routing challenge: a reproducible EDA routing benchmark for a simplified monolithic-3D stack (generator, checker, scorer, baseline, v…☆50Oct 8, 2026Updated last week
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- ☆24May 6, 2023Updated 3 years ago
- An innovative Verilog-A compiler☆200Aug 20, 2024Updated 2 years ago
- Currently only a playground for rust, wgpu, openlayers web mapping combo☆19Sep 15, 2026Updated last month