Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter
☆26Feb 24, 2026Updated 5 months ago
Alternatives and similar repositories for liberty-db
Users that are interested in liberty-db are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Solution for 2022 ICCAD Problem D: Wirelength Driven Detailed Macro Placement☆15Nov 14, 2024Updated last year
- Database and Tool Framework for EDA☆127Jan 25, 2021Updated 5 years ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- ☆17Jun 12, 2026Updated last month
- ☆107Jun 20, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆27Aug 13, 2020Updated 5 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆21May 2, 2026Updated 2 months ago
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- Netlist API (and more) for EDA flow development☆150Updated this week
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆14Jul 19, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- EDA physical synthesis optimization kit☆68Nov 13, 2023Updated 2 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆15Sep 3, 2018Updated 7 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 5 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆40Jan 13, 2023Updated 3 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆137Jul 21, 2026Updated last week
- Mirror of Synopsys's Liberty parser library☆25Jul 6, 2018Updated 8 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 5 months ago
- Parametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more☆26Jun 8, 2024Updated 2 years ago
- ☆28Dec 8, 2025Updated 7 months ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 9 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆64Jul 22, 2026Updated last week
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- ☆27Apr 24, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- An innovative Verilog-A compiler☆192Aug 20, 2024Updated last year
- ☆24May 6, 2023Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Open-source PDK version manager☆56Jul 9, 2026Updated 2 weeks ago
- ☆21Jul 22, 2026Updated last week
- ☆76Jul 16, 2026Updated last week