Alternatives and similar repositories for liberty-db

Users that are interested in liberty-db are comparing it to the libraries listed below

• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆57Updated 9 months ago
• Ravenslofty / librecell
  ☆26Updated 4 years ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆33Updated last week
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆18Updated 5 years ago
• idea-fasoc / openfasoc-tapeouts
  Tapeouts done using OpenFASOC
  ☆14Updated 3 weeks ago
• IntelLabs / FloorSet
  ☆77Updated 5 months ago
• NVlabs / INSTA
  ☆89Updated 5 months ago
• Coloquinte / PlaceRoute
  VLSI placement and routing tool
  ☆15Updated last year
• jinwookjungs / lefdef_util
  A LEF/DEF Utility.
  ☆32Updated 6 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated 6 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆102Updated 2 weeks ago
• ABKGroup / PROBE3.0
  ☆49Updated last year
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆46Updated 2 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• The-OpenROAD-Project / asap5
  ☆36Updated 2 years ago
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆38Updated 2 years ago
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆51Updated 5 years ago
• ABKGroup / RosettaStone
  ☆32Updated 3 years ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆48Updated last year
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 6 years ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated 7 months ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆99Updated 3 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆121Updated last week
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆58Updated 5 years ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆15Updated last year
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆32Updated 5 years ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆107Updated last year
• pkuzjx / eda-collection
  ☆107Updated 5 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆97Updated this week