Alternatives and similar repositories for liberty-db

Users that are interested in liberty-db are comparing it to the libraries listed below

• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated last week
• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆54Updated 3 months ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆40Updated 8 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆31Updated last month
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆70Updated this week
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated 2 months ago
• Ravenslofty / librecell
  ☆24Updated 4 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆68Updated this week
• dan-fritchman / Spice21
  SPICE for the 21st Century
  ☆35Updated 2 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆106Updated this week
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆31Updated last month
• bluecheetah / bag
  BAG framework
  ☆40Updated 10 months ago
• erihsu / tf-parser
  Technology file parser in Rust
  ☆13Updated 4 years ago
• digaryfa / UTH-Timer
  Gate-level timing estimation toolkit
  ☆23Updated 3 years ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆92Updated 3 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆55Updated 2 years ago
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆86Updated this week
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆44Updated 9 months ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆80Updated 2 months ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆155Updated 10 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆49Updated 2 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• google / bigspicy
  ☆41Updated 2 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆119Updated last month
• Xyce / XDM
  This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
  ☆19Updated last year
• NVlabs / GL0AM
  GL0AM GPU Accelerated Gate Level Logic Simulator
  ☆18Updated last week
• rahulk29 / sram22
  A configurable SRAM generator
  ☆51Updated this week
• geochrist / dctk
  Delay Calculation ToolKit
  ☆31Updated 2 years ago