Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter
☆25Feb 24, 2026Updated 3 months ago
Alternatives and similar repositories for liberty-db
Users that are interested in liberty-db are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 5 months ago
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆26Aug 13, 2020Updated 5 years ago
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- Logic circuit analysis and optimization☆50Feb 2, 2026Updated 4 months ago
- Parametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more☆26Jun 8, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆106Jun 20, 2025Updated 11 months ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Currently only a playground for rust, wgpu, openlayers web mapping combo☆19Jun 10, 2026Updated last week
- ☆24May 6, 2023Updated 3 years ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14Updated this week
- Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21☆18Jan 12, 2025Updated last year
- ideas and eda software for vlsi design☆51Jun 11, 2026Updated last week
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Mar 6, 2022Updated 4 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆15Sep 3, 2018Updated 7 years ago
- Douki-next (同期『ネクスト』) is a synchronization software for anilist and myanimelist.☆10May 28, 2021Updated 5 years ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- An innovative Verilog-A compiler☆187Aug 20, 2024Updated last year
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- VLSI placement and routing tool☆17Dec 20, 2025Updated 5 months ago
- Inserting elements into this map yields a persistent, type-safe Index to that new element.☆13Oct 15, 2018Updated 7 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- ☆15Apr 6, 2026Updated 2 months ago
- Hardware implementation of ORAM☆24Jul 12, 2017Updated 8 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated last year
- Tiny Tapeout 06☆16Nov 15, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆32Feb 25, 2022Updated 4 years ago
- An innovative Verilog-A compiler - reloaded☆41Jun 10, 2026Updated last week
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 6 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆134Jun 9, 2026Updated last week
- gdsfactory implementation of LXT PDK.☆22Jun 1, 2026Updated 2 weeks ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Smart shell that can handle mutliple REPLs☆13Oct 22, 2016Updated 9 years ago