zao111222333 / liberty-dbLinks
Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter
☆19Updated this week
Alternatives and similar repositories for liberty-db
Users that are interested in liberty-db are comparing it to the libraries listed below
Sorting:
- Integrated Circuit Layout☆54Updated 7 months ago
- ☆26Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆36Updated 2 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆118Updated 3 weeks ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆90Updated last month
- VLSI placement and routing tool☆14Updated last year
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Interchange formats for chip design.☆33Updated 5 months ago
- An innovative Verilog-A compiler☆166Updated last year
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Updated 4 months ago
- 21st century electronic design automation tools, written in Rust.☆31Updated this week
- Intel's Analog Detailed Router☆39Updated 6 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ☆47Updated last year
- Mirror of Synopsys's Liberty parser library☆24Updated 7 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- A configurable SRAM generator☆56Updated 2 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- Open Source PHY v2☆31Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- ☆88Updated 3 months ago
- ☆89Updated this week
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- ☆31Updated 2 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- Library of open source Process Design Kits (PDKs)☆54Updated last week
- A SystemVerilog source file pickler.☆60Updated 11 months ago
- A LEF/DEF Utility.☆32Updated 6 years ago