zao111222333 / liberty-db
A fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter
☆12Updated 2 weeks ago
Alternatives and similar repositories for liberty-db:
Users that are interested in liberty-db are comparing it to the libraries listed below
- Integrated Circuit Layout☆51Updated last month
- 21st century electronic design automation tools, written in Rust.☆29Updated this week
- ☆22Updated 4 years ago
- Interchange formats for chip design.☆29Updated last week
- VLSI placement and routing tool☆14Updated last year
- Logic circuit analysis and optimization☆35Updated 5 months ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- ☆21Updated 3 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆56Updated 10 months ago
- A Standalone Structural Verilog Parser☆89Updated 3 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆54Updated last week
- Structural Netlist API (and more) for EDA post synthesis flow development☆93Updated this week
- BAG framework☆40Updated 8 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆26Updated 3 weeks ago
- Qrouter detail router for digital ASIC designs☆56Updated 6 months ago
- Coriolis VLSI EDA Tool (LIP6)☆62Updated last month
- An automatic clock gating utility☆45Updated 8 months ago
- Hardware Description Library☆79Updated last month
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- This library is a low level parser for the OpenAccess file format.☆15Updated 7 years ago
- Delay Calculation ToolKit☆30Updated 2 years ago
- ☆31Updated last year
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆19Updated last year
- Gate-level timing estimation toolkit☆21Updated 2 years ago
- Tapeouts done using OpenFASOC☆11Updated 11 months ago
- Instrumenting adders to measure speed☆13Updated 2 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated last year
- ☆55Updated 2 years ago
- Hardware generator debugger☆73Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆17Updated 4 years ago