Alternatives and similar repositories for liberty-db

Users that are interested in liberty-db are comparing it to the libraries listed below

• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆54Updated 6 months ago
• Ravenslofty / librecell
  ☆25Updated 4 years ago
• ABKGroup / PROBE3.0
  ☆45Updated last year
• Coloquinte / PlaceRoute
  VLSI placement and routing tool
  ☆14Updated last year
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆97Updated 3 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆31Updated 3 months ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆105Updated last year
• NVlabs / INSTA
  ☆85Updated 2 months ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆56Updated 3 years ago
• jinwookjungs / lefdef_util
  A LEF/DEF Utility.
  ☆31Updated 6 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆112Updated last week
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• geochrist / dctk
  Delay Calculation ToolKit
  ☆32Updated 3 years ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆47Updated 2 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 6 years ago
• parallaxsw / OpenSTA
  ☆83Updated last week
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆117Updated 4 years ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆58Updated 5 years ago
• idea-fasoc / openfasoc-tapeouts
  Tapeouts done using OpenFASOC
  ☆11Updated last year
• eclufsc / libertyParser
  Mirror of Synopsys's Liberty parser library
  ☆24Updated 7 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆60Updated last year
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆90Updated 4 years ago
• IntelLabs / FloorSet
  ☆74Updated 2 months ago
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆50Updated 5 years ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆90Updated 3 weeks ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆175Updated 3 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆47Updated 11 months ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆18Updated 5 years ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆102Updated 7 months ago