alireza-shirzad / Cordic_tanhLinks
Verilog and matlab implementation of tanh using Cordic algorithm
☆11Updated 5 years ago
Alternatives and similar repositories for Cordic_tanh
Users that are interested in Cordic_tanh are comparing it to the libraries listed below
Sorting:
- YSYX RISC-V Project NJU Study Group☆16Updated 7 months ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- Clock Domain Crossing Design(use MCP formulation without feedback)基于MCP不带反馈的跨时钟域设计☆11Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆34Updated 2 years ago
- ☆34Updated 6 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 12 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆26Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆20Updated 2 years ago
- ☆12Updated 9 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- AXI Interconnect☆51Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- ☆59Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- ☆10Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- EE577b-Course-Project☆17Updated 5 years ago
- ☆13Updated 8 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago