☆15Apr 30, 2021Updated 4 years ago
Alternatives and similar repositories for sdc-parser
Users that are interested in sdc-parser are comparing it to the libraries listed below
Sorting:
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 11 months ago
- Technology file parser in Rust☆13Apr 6, 2021Updated 4 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62May 28, 2024Updated last year
- コンパイラ・IDE・OS・VMM・IME の開発のための和書☆17Mar 5, 2026Updated 2 weeks ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 10 months ago
- Qt In-App Purchasing API☆18Oct 31, 2025Updated 4 months ago
- Inserting elements into this map yields a persistent, type-safe Index to that new element.☆13Oct 15, 2018Updated 7 years ago
- Power and Timing Optimization Using MBFF☆20May 28, 2025Updated 9 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated 3 weeks ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Assembly language (汇编语言程序设计 第三版 王爽)☆12Aug 17, 2022Updated 3 years ago
- Extended and external tests for Verilator testing☆17Mar 11, 2026Updated last week
- Eclipse Layout Kernel - Test models☆20Aug 16, 2024Updated last year
- ☆10Mar 24, 2023Updated 2 years ago
- Extending the Neural Graph Algorithm Executor☆13Dec 8, 2022Updated 3 years ago
- ☆100Jun 20, 2025Updated 8 months ago
- 学习下Qt Creator源码，添加自己的注释以便理解☆10Nov 28, 2021Updated 4 years ago
- 10小时搞定Latex排版☆12Jun 22, 2018Updated 7 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- SystemVerilog linter☆378Nov 6, 2025Updated 4 months ago
- GPU for OENG1167 in Verilog HDL for DE10 series boards☆15Nov 1, 2020Updated 5 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 8 months ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- ☆46Sep 13, 2024Updated last year
- A game like a pack man made from rust☆10Dec 17, 2017Updated 8 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- ☆20May 5, 2020Updated 5 years ago
- 复现GPT4O的实时视频和音频理解☆14Jun 5, 2024Updated last year
- Plugin manager using Qt framework to create Qt application based on custom loadable plugins☆12Oct 12, 2023Updated 2 years ago
- A simple blog for documenting my thoughts and adventures☆18Mar 10, 2026Updated last week
- Framework Open EDA Gui☆73Dec 11, 2024Updated last year
- PDP: A General Neural Framework for Learning Constraint Satisfaction Solvers☆42Jun 12, 2023Updated 2 years ago
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆18Nov 26, 2020Updated 5 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- ☆13Mar 11, 2026Updated last week
- sample VCD files☆43Feb 13, 2026Updated last month