nitheeshkm / sigmoid_tanh_verilog
Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project
☆16Updated 5 years ago
Alternatives and similar repositories for sigmoid_tanh_verilog:
Users that are interested in sigmoid_tanh_verilog are comparing it to the libraries listed below
- Hardware Implementation of Sigmoid Function using verilog HDL☆15Updated 5 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆17Updated 2 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆29Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- EE 272B - VLSI Design Project☆11Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆31Updated last year
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆56Updated last month
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆8Updated last year
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆24Updated 3 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆32Updated 9 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆51Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆15Updated 5 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 3 years ago
- ☆15Updated last year
- ☆33Updated 4 years ago
- AIChip 2021 project, NCKU☆18Updated 3 years ago