nitheeshkm / sigmoid_tanh_verilogLinks
Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project
☆16Updated 5 years ago
Alternatives and similar repositories for sigmoid_tanh_verilog
Users that are interested in sigmoid_tanh_verilog are comparing it to the libraries listed below
Sorting:
- Hardware Implementation of Sigmoid Function using verilog HDL☆15Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- This repository contains full code of Softmax Layer in Verilog☆20Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 9 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆39Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆60Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆37Updated last year
- ☆45Updated 4 years ago
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- ☆19Updated last month
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆177Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- 3×3脉动阵列乘法器☆50Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆28Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- ☆71Updated 7 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆70Updated 5 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆27Updated last year
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- Verilog implementation of Softmax function☆78Updated 3 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Updated 2 years ago