Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project
☆16Mar 9, 2020Updated 6 years ago
Alternatives and similar repositories for sigmoid_tanh_verilog
Users that are interested in sigmoid_tanh_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- HDL implementation of a pipelined multilayer perceptron (neural network)☆17Sep 14, 2015Updated 10 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆18May 4, 2023Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆24May 20, 2019Updated 6 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆17Feb 23, 2022Updated 4 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆56Aug 12, 2017Updated 8 years ago
- Instruction decoder microbenchmark suite☆11Oct 31, 2017Updated 8 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Jul 4, 2019Updated 6 years ago
- The Easy Way to Create VST Effects * Jesusonic Editor + JS 2 C++ Transpiler☆12Aug 7, 2015Updated 10 years ago
- Accompanying repository for the DAFx24 paper "Interpolation Filters for Antiderivative Antialiasing"☆12Sep 5, 2024Updated last year
- A virtual analog character compressor built using topology-preserving transform in SOUL and models optimized for real-time audio☆12Aug 7, 2021Updated 4 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- Hardware Description Language Translator☆17Feb 28, 2026Updated 3 weeks ago
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- This repository showcases an FPGA-based adaptive noise cancellation system developed for mobile communication applications. Implemented o…☆14Dec 15, 2024Updated last year
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12May 14, 2019Updated 6 years ago
- Automatically set the primary video output at boot-time given a video device is unavailable due to hardware-passthrough (VFIO), or any ot…☆13Jun 5, 2025Updated 9 months ago
- A Python module to interact with an Intel JTAG UART☆18May 8, 2021Updated 4 years ago
- Software to look for interrelationships between constants and find formulas for number sequences☆19Mar 5, 2026Updated 3 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- building and documenting realtime audio effects☆17May 12, 2023Updated 2 years ago
- Library of approximate arithmetic circuits☆62Jan 14, 2026Updated 2 months ago
- CNN on Artix-7 FPGA to perform pattern detection from a pool of objects☆12Sep 12, 2018Updated 7 years ago
- ☆12Apr 16, 2022Updated 3 years ago
- ☆19Sep 5, 2025Updated 6 months ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- Tiny MATLAB-to-C converter (TMC Compiler)☆13Oct 26, 2020Updated 5 years ago
- A C++17 library implementing a wavetable oscillator with anti-derivative anti-aliasing (ADAA)☆23Jul 24, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An automated HDC platform☆11Mar 16, 2026Updated last week
- Virtual Analog Model of an Aphex Type B Aural Exciter☆22Mar 10, 2021Updated 5 years ago
- JUCE wrapper for HIIR resampling library☆15Mar 19, 2023Updated 3 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- Altera JTAG UART wrapper for Bluespec☆25Mar 27, 2014Updated 11 years ago
- Cryptonight Monero Verilog code for ASIC☆20Mar 29, 2018Updated 7 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 5 years ago