nitheeshkm / sigmoid_tanh_verilogLinks
Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project
☆16Updated 5 years ago
Alternatives and similar repositories for sigmoid_tanh_verilog
Users that are interested in sigmoid_tanh_verilog are comparing it to the libraries listed below
Sorting:
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 5 years ago
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- ☆42Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 6 months ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆14Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆53Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆25Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated last year
- 3×3脉动阵列乘法器☆47Updated 6 years ago
- IC implementation of TPU☆131Updated 5 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Updated last year
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- Convolutional Neural Network RTL-level Design☆70Updated 3 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆59Updated 4 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆24Updated 11 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆166Updated 5 years ago
- Verilog implementation of Softmax function☆68Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆147Updated 6 months ago
- A Spiking Neuron Network Project in Verilog Implementation☆24Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆80Updated 2 years ago