nitheeshkm / sigmoid_tanh_verilogLinks
Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project
☆16Updated 5 years ago
Alternatives and similar repositories for sigmoid_tanh_verilog
Users that are interested in sigmoid_tanh_verilog are comparing it to the libraries listed below
Sorting:
- Hardware Implementation of Sigmoid Function using verilog HDL☆14Updated 5 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆43Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆39Updated last year
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆59Updated 5 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆23Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆16Updated 3 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆20Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆22Updated 10 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆16Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆24Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- ☆113Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago