Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project
☆16Mar 9, 2020Updated 6 years ago
Alternatives and similar repositories for sigmoid_tanh_verilog
Users that are interested in sigmoid_tanh_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- HDL implementation of a pipelined multilayer perceptron (neural network)☆17Sep 14, 2015Updated 11 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆22May 4, 2023Updated 3 years ago
- Instruction decoder microbenchmark suite☆11Oct 31, 2017Updated 9 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆56Aug 12, 2017Updated 9 years ago
- Convolution audio plugin (e.g. for usage as convolution reverb)☆11Aug 31, 2025Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- An implemention of LSTM on FPGA based on Tensorflow☆10Mar 12, 2019Updated 7 years ago
- HOPE-MLKEM: A Framework for designing High-Order Side-Channel Protected Hardware Implementations of ML-KEM☆18Apr 28, 2026Updated 6 months ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆18Feb 23, 2022Updated 4 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- The Easy Way to Create VST Effects * Jesusonic Editor + JS 2 C++ Transpiler☆12Aug 7, 2015Updated 11 years ago
- This repository showcases an FPGA-based adaptive noise cancellation system developed for mobile communication applications. Implemented o…☆16Jul 21, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A virtual analog character compressor built using topology-preserving transform in SOUL and models optimized for real-time audio☆11Aug 7, 2021Updated 5 years ago
- Accompanying repository for the DAFx24 paper "Interpolation Filters for Antiderivative Antialiasing"☆12Sep 5, 2024Updated 2 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 7 years ago
- Hardware Description Language Translator☆17Oct 20, 2026Updated 2 weeks ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago
- Software to look for interrelationships between constants and find formulas for number sequences☆19Jul 6, 2026Updated 3 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆31May 20, 2019Updated 7 years ago
- This is the verilog implementation of IEEE 754 32 bit floating point multiplier☆12Jul 12, 2020Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- Tiny MATLAB-to-C converter (TMC Compiler)☆13Oct 26, 2020Updated 6 years ago
- building and documenting realtime audio effects☆17May 12, 2023Updated 3 years ago
- Automatically set the primary video output at boot-time given a video device is unavailable due to hardware-passthrough (VFIO), or any ot…☆13Jun 5, 2025Updated last year
- ☆16Nov 19, 2022Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- A Python module to interact with an Intel JTAG UART☆17May 8, 2021Updated 5 years ago
- CNN on Artix-7 FPGA to perform pattern detection from a pool of objects☆12Sep 12, 2018Updated 8 years ago
- Library of approximate arithmetic circuits☆65Jan 14, 2026Updated 9 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The implemention & test code for xilinx fft ip core(v 9.0), standard AIX4, for future reference☆16Jul 14, 2019Updated 7 years ago
- ☆13Apr 16, 2022Updated 4 years ago
- Keras implementation of Noise Masking RNN for respiratory sound classification☆24May 21, 2018Updated 8 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Jul 21, 2024Updated 2 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- JUCE wrapper for HIIR resampling library☆15Mar 19, 2023Updated 3 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago