emmanouil-komninos / jtag_vip_uvmView external linksLinks
☆12Nov 11, 2015Updated 10 years ago
Alternatives and similar repositories for jtag_vip_uvm
Users that are interested in jtag_vip_uvm are comparing it to the libraries listed below
Sorting:
- ☆14Feb 24, 2025Updated 11 months ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Quad cluster of RISC-V cores with peripherals and local memory☆24Feb 3, 2022Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- ☆14Jun 30, 2019Updated 6 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- ☆11Jul 28, 2022Updated 3 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- generate UVM testbench using python☆28Mar 24, 2018Updated 7 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated 3 weeks ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- General Purpose I/O agent written in UVM☆18Jun 29, 2017Updated 8 years ago
- Rewrite XuanTieC910 with chisel3☆12Jul 1, 2022Updated 3 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Apr 15, 2020Updated 5 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 6 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆34Aug 24, 2020Updated 5 years ago
- ☆18Aug 11, 2022Updated 3 years ago
- ☆14Nov 5, 2017Updated 8 years ago