32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their internal components in Verilog
☆27May 1, 2018Updated 8 years ago
Alternatives and similar repositories for Digital_Adders_Verilog
Users that are interested in Digital_Adders_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementing Different Adder Structures in Verilog☆78Sep 3, 2019Updated 7 years ago
- Booth encoded Wallace tree multiplier☆17May 24, 2018Updated 8 years ago
- ☆11Feb 14, 2020Updated 6 years ago
- This script generates and analyzes prefix tree adders.☆39Apr 9, 2021Updated 5 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆16Feb 17, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- ☆22Jan 9, 2024Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆21Apr 7, 2021Updated 5 years ago
- Kogge-Stone Adder in Verilog☆18Nov 19, 2021Updated 4 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 6 years ago
- The template for VLSI project☆29Mar 3, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- ☆19Dec 21, 2020Updated 5 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Apr 9, 2019Updated 7 years ago
- Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.☆15Nov 7, 2022Updated 3 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆17Aug 25, 2023Updated 3 years ago
- 用numpy实现全连接神经网络(正向传播与反向传播)。Using numpy to realize fully connected neural network(forward and backward)☆12Jan 18, 2023Updated 3 years ago
- axi video dma ip in verilog☆11Aug 22, 2020Updated 6 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆267Apr 10, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆25Jun 23, 2024Updated 2 years ago
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- personal diary☆14Jun 11, 2026Updated 4 months ago
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- ☆34Oct 2, 2023Updated 3 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- Chinese Guide for Alveo Getting Started☆13May 18, 2020Updated 6 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 9 years ago
- An advanced header-only exact synthesis library☆32Nov 24, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Implementation of a cache memory in verilog☆14Dec 5, 2017Updated 8 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 9 years ago
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Jul 21, 2024Updated 2 years ago
- FIR implemention with Verilog☆51May 18, 2019Updated 7 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago