Ams0x57 / Digital_Adders_VerilogView external linksLinks
32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their internal components in Verilog
☆27May 1, 2018Updated 7 years ago
Alternatives and similar repositories for Digital_Adders_Verilog
Users that are interested in Digital_Adders_Verilog are comparing it to the libraries listed below
Sorting:
- Implementing Different Adder Structures in Verilog☆74Sep 3, 2019Updated 6 years ago
- Booth encoded Wallace tree multiplier☆17May 24, 2018Updated 7 years ago
- This script generates and analyzes prefix tree adders.☆39Apr 9, 2021Updated 4 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆14Feb 17, 2019Updated 6 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆20Jun 23, 2024Updated last year
- ☆19Dec 21, 2020Updated 5 years ago
- Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.☆16Nov 7, 2022Updated 3 years ago
- Deep Compression for PyTorch Model Deployment on Microcontrollers☆19Mar 26, 2021Updated 4 years ago
- ☆22Jan 9, 2024Updated 2 years ago
- The template for VLSI project☆27Mar 3, 2023Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated last month
- The memory model was leveraged from micron.☆28Mar 24, 2018Updated 7 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- ☆30Oct 2, 2023Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆41Jun 3, 2020Updated 5 years ago
- An advanced header-only exact synthesis library☆31Nov 24, 2022Updated 3 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆24Jul 17, 2025Updated 6 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Physical Downlink Shared Channel (PDSCH) in 5G New Radio.☆12Jan 29, 2024Updated 2 years ago
- 本文提出了一种基于多视图卷积神经网络的三维物体识别算法，以实现三维物体的准确识别。首先实现一个标准的卷积神经网络架构，该架构经过训练可以独立地识别形状的渲染视图，以实现即使从单一视图中也可以识别出一个三维形状。随后使用该三维物体多个角度的二维视图通过卷积神经网络识别的结果进…☆11May 16, 2022Updated 3 years ago
- 基于GSConv+SlimNeck的YOLOv5的消防通道占用检测系统☆10Nov 24, 2023Updated 2 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 11 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Aug 15, 2025Updated 5 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 2 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆242Apr 10, 2023Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Aug 3, 2023Updated 2 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- ☆12Apr 5, 2019Updated 6 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- Source code for ComNet paper: Satellite multi-beam multicast support for an efficient community-based CDN☆10Jul 26, 2022Updated 3 years ago
- A Federated Learning Method for Real-time Emotion State Classification from Multi-modal Streaming☆11Sep 15, 2022Updated 3 years ago
- ☆11Aug 8, 2018Updated 7 years ago
- AI-based Resource Provisioning of IoE Services in 6G: A Deep Reinforcement Learning Approach☆12Mar 31, 2021Updated 4 years ago
- ☆14Oct 2, 2023Updated 2 years ago