Grootzz / Verilog-FIR
FIR implemention with Verilog
☆47Updated 5 years ago
Alternatives and similar repositories for Verilog-FIR:
Users that are interested in Verilog-FIR are comparing it to the libraries listed below
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- LMS sound filtering by Verilog☆39Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆35Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆31Updated 6 years ago
- FIR filter implementation☆25Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆28Updated 3 years ago
- CORDIC VLSI-IP for deep learning activation functions☆14Updated 5 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆23Updated 2 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆42Updated 8 years ago
- Hardware Viterbi Decoder in verilog☆25Updated 5 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆15Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago
- FIR，FFT based on Verilog☆13Updated 7 years ago
- FIR band-pass filter using Verilog HDL.☆11Updated 4 years ago
- verilog☆21Updated last year
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆14Updated 4 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆52Updated last year
- 异步FIFO的内部实现☆24Updated 6 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆47Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆50Updated 3 years ago
- Must-have verilog systemverilog modules☆33Updated 2 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆29Updated 4 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago