Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .
☆15Feb 17, 2019Updated 7 years ago
Alternatives and similar repositories for MAC_Verilog
Users that are interested in MAC_Verilog are comparing it to the libraries listed below
Sorting:
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆33Jan 12, 2021Updated 5 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆27May 1, 2018Updated 7 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 5 years ago
- Implementation of several grid routers in Rust☆13Feb 28, 2026Updated last week
- Technology file parser in Rust☆13Apr 6, 2021Updated 4 years ago
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Feb 17, 2023Updated 3 years ago
- Hardware and Software Co-design implementations☆15Dec 5, 2019Updated 6 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Inserting elements into this map yields a persistent, type-safe Index to that new element.☆13Oct 15, 2018Updated 7 years ago
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 3 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆122Jan 26, 2013Updated 13 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 7 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- ☆16Dec 4, 2021Updated 4 years ago
- AIChip 2021 project, NCKU☆17May 6, 2021Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆24Feb 24, 2026Updated 2 weeks ago
- A simple blog for documenting my thoughts and adventures☆18Jul 28, 2025Updated 7 months ago
- ☆15Apr 30, 2021Updated 4 years ago
- Currently only a playground for rust, wgpu, openlayers web mapping combo☆19Mar 2, 2026Updated last week
- Simple test fpga bitcoin miner☆23May 2, 2020Updated 5 years ago
- digital logic sim☆18Aug 1, 2022Updated 3 years ago
- A Rust library for crafting interactive shell interfaces.☆18Sep 28, 2025Updated 5 months ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆17Feb 23, 2022Updated 4 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- an awesomewm module to automatically move and center your mouse cursor to the active (focused) window.☆14Sep 29, 2023Updated 2 years ago
- BSPWM Dynamic Desktops! A tiny script to make dynamic desktops in BSPWM!☆13Jan 15, 2024Updated 2 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Jul 4, 2019Updated 6 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 7 years ago
- Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21☆18Jan 12, 2025Updated last year
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- Add support for geometric types and functions to diesel☆20Jan 29, 2023Updated 3 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- ☆22May 25, 2023Updated 2 years ago
- Booth encoded Wallace tree multiplier☆17May 24, 2018Updated 7 years ago