Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .
☆16Feb 17, 2019Updated 7 years ago
Alternatives and similar repositories for MAC_Verilog
Users that are interested in MAC_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆36Jan 12, 2021Updated 5 years ago
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Feb 17, 2023Updated 3 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆27May 1, 2018Updated 8 years ago
- A 5-stage pipelined, rv32i core with branch prediction and hazard detection☆15Dec 11, 2025Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- Inserting elements into this map yields a persistent, type-safe Index to that new element.☆13Oct 15, 2018Updated 7 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- A NumPy based implementation of a puff-based odour plume model☆28Nov 14, 2018Updated 7 years ago
- ☆22May 25, 2023Updated 3 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆123Jan 26, 2013Updated 13 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆24Apr 17, 2024Updated 2 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆33Sep 6, 2024Updated last year
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆26Aug 28, 2016Updated 9 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Simple test fpga bitcoin miner☆22May 2, 2020Updated 6 years ago
- Implementation of several grid routers in Rust☆13Jun 16, 2026Updated last month
- DDPG algorithm for PID tuning☆34Sep 10, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- ☆28May 9, 2023Updated 3 years ago
- an awesomewm module to automatically move and center your mouse cursor to the active (focused) window.☆14Sep 29, 2023Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- A very simple VGA controller written in verilog☆25Jun 1, 2012Updated 14 years ago
- ☆16Dec 4, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- A simple blog for documenting my thoughts and adventures☆18Mar 21, 2026Updated 4 months ago
- Technology file parser in Rust☆13Apr 6, 2021Updated 5 years ago
- BSPWM Dynamic Desktops! A tiny script to make dynamic desktops in BSPWM!☆13Jan 15, 2024Updated 2 years ago
- ☆10Jun 15, 2026Updated last month
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 11 years ago