Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .
☆16Feb 17, 2019Updated 7 years ago
Alternatives and similar repositories for MAC_Verilog
Users that are interested in MAC_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆37Jan 12, 2021Updated 5 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Feb 17, 2023Updated 3 years ago
- Secure and Fast FPGA-based Hardware Scheduler for Accelerating Task Scheduling in Multi-core Systems☆13Apr 25, 2023Updated 3 years ago
- A 5-stage pipelined, rv32i core with branch prediction and hazard detection☆15Dec 11, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆27May 1, 2018Updated 8 years ago
- Implementation of Peter Shirley's Ray Tracing In One Weekend book using Vulkan and NVIDIA's RTX extension.☆13Nov 24, 2023Updated 2 years ago
- This repository manages DSD lab code files.☆16Oct 29, 2021Updated 5 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- The Simx Simulator provides users with the ability to test AV and AMR algorithms in one of several pre-made Simx Simulator levels. The Op…☆20Nov 24, 2025Updated 11 months ago
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- Inserting elements into this map yields a persistent, type-safe Index to that new element.☆13Oct 15, 2018Updated 8 years ago
- ☆22May 25, 2023Updated 3 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆125Jan 26, 2013Updated 13 years ago
- Implementation of a cache memory in verilog☆14Dec 5, 2017Updated 8 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆24Apr 17, 2024Updated 2 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Jul 21, 2024Updated 2 years ago
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆26Aug 28, 2016Updated 10 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- A NumPy based implementation of a puff-based odour plume model☆28Nov 14, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- This repo contains a parameterizable TPU-like design (in Verilog) that will be overlayed onto an FPGA (probably PYNQ). We plan to add thi…☆15Jul 17, 2022Updated 4 years ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆37Sep 6, 2024Updated 2 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- System support for long-running programs on RFID-scale devices☆13Oct 2, 2014Updated 12 years ago
- Real-time plot of temperatures from NVIDIA Jetson on-module thermal sensors☆25Sep 12, 2020Updated 6 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- an awesomewm module to automatically move and center your mouse cursor to the active (focused) window.☆14Sep 29, 2023Updated 3 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of several grid routers in Rust☆13Oct 25, 2026Updated 2 weeks ago
- A very simple VGA controller written in verilog☆25Jun 1, 2012Updated 14 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- A simple blog for documenting my thoughts and adventures☆18Aug 30, 2026Updated 2 months ago
- ☆10Oct 19, 2026Updated 2 weeks ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- DDPG algorithm for PID tuning☆34Sep 10, 2020Updated 6 years ago