roo16kie / MAC_Verilog
Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .
☆10Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for MAC_Verilog
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- A verilog implementation for Network-on-Chip☆67Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- ☆26Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- ☆93Updated 4 years ago
- ☆60Updated 5 years ago
- AXI总线连接器☆91Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- AXI DMA 32 / 64 bits☆100Updated 10 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- ☆16Updated 7 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆110Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆166Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆127Updated 5 months ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆54Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆21Updated 4 years ago
- ☆19Updated 10 months ago
- eyeriss-chisel3☆39Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆24Updated 4 years ago