freecores / an-fpga-implementation-of-low-latency-noc-based-mpsocLinks
NoC based MPSoC
☆11Updated 11 years ago
Alternatives and similar repositories for an-fpga-implementation-of-low-latency-noc-based-mpsoc
Users that are interested in an-fpga-implementation-of-low-latency-noc-based-mpsoc are comparing it to the libraries listed below
Sorting:
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated 3 months ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- Pipelined FFT/IFFT 64 points processor☆11Updated 11 years ago
- ☆27Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆15Updated last year
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 5 months ago
- ☆30Updated last week
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- DMA controller for CNN accelerator☆14Updated 8 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- ☆34Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- ☆14Updated 2 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- APB Logic☆19Updated 3 weeks ago
- Generic AXI master stub☆19Updated 11 years ago
- ☆29Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Various low power labs using sky130☆13Updated 3 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 7 months ago