freecores / an-fpga-implementation-of-low-latency-noc-based-mpsocLinks
NoC based MPSoC
☆11Updated 11 years ago
Alternatives and similar repositories for an-fpga-implementation-of-low-latency-noc-based-mpsoc
Users that are interested in an-fpga-implementation-of-low-latency-noc-based-mpsoc are comparing it to the libraries listed below
Sorting:
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- APB Logic☆19Updated this week
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- ☆27Updated 5 years ago
- Pipelined FFT/IFFT 64 points processor☆12Updated 11 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated 2 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆30Updated 2 weeks ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- Various low power labs using sky130☆11Updated 3 years ago
- ☆29Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 6 years ago
- ☆20Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago
- ☆14Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆20Updated 11 months ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆16Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 4 months ago
- ☆21Updated 5 years ago
- Generic AXI master stub☆19Updated 11 years ago