NoC based MPSoC
☆11Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for an-fpga-implementation-of-low-latency-noc-based-mpsoc
Users that are interested in an-fpga-implementation-of-low-latency-noc-based-mpsoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- A verilog implementation for Network-on-Chip☆85Feb 3, 2018Updated 8 years ago
- Exploring Motion Ambiguity and Alignment for High-Quality Video Frame Interpolation (CVPR2023)☆14Jul 21, 2023Updated 3 years ago
- An OpenFlow implementation for the NetFPGA-10G card☆19Feb 18, 2015Updated 11 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆18Apr 12, 2020Updated 6 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- ☆42Apr 28, 2019Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆29Mar 21, 2022Updated 4 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Updated this week
- ☆86Oct 25, 2014Updated 11 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 11 months ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 12 years ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- An introduction to integrated circuit design with Verilog and the Papilio Pro development board.☆15Jan 5, 2025Updated last year
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Processor support packages☆22Feb 2, 2021Updated 5 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Digital signal processing library☆18Oct 13, 2020Updated 5 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A 32-bit MIPS processor used Altera Quartus II with Verilog.☆28Sep 20, 2018Updated 7 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆66Jun 10, 2026Updated last month
- Network on Chip Implementation written in SytemVerilog☆209Aug 27, 2022Updated 3 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- A copy from of ARM Benchmark tools souce code: lmbench dhrystone fhourstones Linpack whetstone.☆38Feb 25, 2014Updated 12 years ago
- The code for AIM2022 compressed image super-resolution☆11Nov 30, 2022Updated 3 years ago