freecores / an-fpga-implementation-of-low-latency-noc-based-mpsocView external linksLinks
NoC based MPSoC
☆11Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for an-fpga-implementation-of-low-latency-noc-based-mpsoc
Users that are interested in an-fpga-implementation-of-low-latency-noc-based-mpsoc are comparing it to the libraries listed below
Sorting:
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆25Mar 21, 2022Updated 3 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- A verilog implementation for Network-on-Chip☆81Feb 3, 2018Updated 8 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Feb 10, 2026Updated last week
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 5 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 4 years ago
- An OpenFlow implementation for the NetFPGA-10G card☆19Feb 18, 2015Updated 11 years ago
- Exploring Motion Ambiguity and Alignment for High-Quality Video Frame Interpolation (CVPR2023)☆14Jul 21, 2023Updated 2 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Apr 12, 2020Updated 5 years ago
- 🎞️ NoC router in Verilog with FIFO☆16Sep 1, 2022Updated 3 years ago
- Processor support packages☆19Feb 2, 2021Updated 5 years ago
- ☆40Apr 28, 2019Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- ☆82Oct 25, 2014Updated 11 years ago
- double_fpu_verilog☆20Jul 17, 2014Updated 11 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Dec 15, 2025Updated 2 months ago
- ☆11May 31, 2016Updated 9 years ago
- ☆37Feb 9, 2026Updated last week
- Video compression systems☆24Jul 17, 2014Updated 11 years ago
- [CVPR 2025] Official repository of BiM-VFI☆53Jan 24, 2026Updated 3 weeks ago
- Network on Chip Implementation written in SytemVerilog☆198Aug 27, 2022Updated 3 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago