NoC based MPSoC
☆11Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for an-fpga-implementation-of-low-latency-noc-based-mpsoc
Users that are interested in an-fpga-implementation-of-low-latency-noc-based-mpsoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- A verilog implementation for Network-on-Chip☆88Feb 3, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- ☆43Apr 28, 2019Updated 7 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- Exploring Motion Ambiguity and Alignment for High-Quality Video Frame Interpolation (CVPR2023)☆14Jul 21, 2023Updated 3 years ago
- An OpenFlow implementation for the NetFPGA-10G card☆20Feb 18, 2015Updated 11 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆18Apr 12, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆89Oct 25, 2014Updated 11 years ago
- A lite version of ARM CPU that extends ARM LEGv8☆10Jan 8, 2022Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated 4 months ago
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- ☆22Updated this week
- tpu-systolic-array-weight-stationary☆26May 7, 2021Updated 5 years ago
- ☆13May 5, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆31Mar 21, 2022Updated 4 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated 2 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 9 years ago
- double_fpu_verilog☆22Jul 17, 2014Updated 12 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 8 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 10 years ago
- Memory Controller IP Core☆10Jul 17, 2014Updated 12 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 12 years ago
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆23Oct 9, 2026Updated last week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆67Aug 28, 2026Updated last month
- Using VexRiscv without installing Scala☆40Nov 10, 2021Updated 4 years ago