freecores / an-fpga-implementation-of-low-latency-noc-based-mpsocLinks
NoC based MPSoC
☆11Updated 11 years ago
Alternatives and similar repositories for an-fpga-implementation-of-low-latency-noc-based-mpsoc
Users that are interested in an-fpga-implementation-of-low-latency-noc-based-mpsoc are comparing it to the libraries listed below
Sorting:
- ☆13Updated 7 months ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated 4 months ago
- Pipelined FFT/IFFT 64 points processor☆11Updated 11 years ago
- ☆29Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Various low power labs using sky130☆13Updated 4 years ago
- Network on Chip for MPSoC☆28Updated 4 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- The memory model was leveraged from micron.☆24Updated 7 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- APB Logic☆19Updated last month
- ☆27Updated 5 years ago
- 位宽和深度可定制的异步FIFO☆13Updated last year
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Direct Access Memory for MPSoC☆13Updated 4 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆21Updated 5 years ago