ttambe / AdaptivFloatLinks
Adaptive floating-point based numerical format for resilient deep learning
☆14Updated 3 years ago
Alternatives and similar repositories for AdaptivFloat
Users that are interested in AdaptivFloat are comparing it to the libraries listed below
Sorting:
- ☆35Updated 5 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆96Updated 10 months ago
- ☆71Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆54Updated 3 months ago
- ☆25Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated 11 months ago
- ☆61Updated last month
- MICRO22 artifact evaluation for Sparseloop☆45Updated 2 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆49Updated last year
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆37Updated last year
- Eyeriss chip simulator☆36Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- Training with Block Minifloat number representation☆16Updated 4 years ago
- ☆14Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- ☆33Updated 3 years ago
- Torch2Chip (MLSys, 2024)☆53Updated 3 months ago
- ☆12Updated 2 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- ☆27Updated 3 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆35Updated 2 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- ☆41Updated last year