ttambe / AdaptivFloat
Adaptive floating-point based numerical format for resilient deep learning
☆14Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for AdaptivFloat
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 3 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆17Updated 8 months ago
- ☆45Updated 2 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆45Updated this week
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆30Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆46Updated 7 months ago
- ☆24Updated 7 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆75Updated 2 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆31Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated 11 months ago
- ☆15Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆38Updated 2 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆12Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆69Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- ☆17Updated last year
- ☆33Updated 4 months ago
- ☆69Updated last year
- FRAME: Fast Roofline Analytical Modeling and Estimation☆31Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆66Updated 3 months ago
- ☆33Updated 3 years ago