briansune / FFT-R22SDFLinks
R22SDF FFT VLSI/FPGA investigate and implementation
☆16Updated 3 years ago
Alternatives and similar repositories for FFT-R22SDF
Users that are interested in FFT-R22SDF are comparing it to the libraries listed below
Sorting:
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆46Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆58Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆62Updated last year
- Implementation of the PCIe physical layer☆48Updated last month
- ☆60Updated 2 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆38Updated 4 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆49Updated 6 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- AXI Interconnect☆52Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆23Updated 11 months ago
- ☆47Updated 4 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Verilog RTL Design☆43Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆18Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆110Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- APB to I2C☆44Updated 11 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago