Angela-WangBo / Shenjing-RTLLinks
This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator
☆17Updated 5 years ago
Alternatives and similar repositories for Shenjing-RTL
Users that are interested in Shenjing-RTL are comparing it to the libraries listed below
Sorting:
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 6 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆13Updated 2 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆65Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆60Updated 4 years ago
- ☆26Updated 3 years ago
- SNN on FPGA☆11Updated 3 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- ☆19Updated 4 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- ☆17Updated 4 years ago
- Spiking Neural Network RTL Implementation☆59Updated 4 years ago
- Template for project1 TPU☆19Updated 4 years ago
- FPGA Design of a Spiking Neural Network.☆42Updated last year
- ☆35Updated 6 years ago
- ☆48Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆24Updated 7 years ago
- Hardware and software implementation of Sparsely-active SNNs☆18Updated 8 months ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆18Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆34Updated 7 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated 2 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 6 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year
- Fully Hardware-Based Stochastic Neural Network☆22Updated 7 months ago