Angela-WangBo / Shenjing-RTLLinks
This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator
☆17Updated 5 years ago
Alternatives and similar repositories for Shenjing-RTL
Users that are interested in Shenjing-RTL are comparing it to the libraries listed below
Sorting:
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆61Updated 9 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 2 years ago
- ☆20Updated 4 years ago
- SNN on FPGA☆11Updated 3 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆63Updated 4 years ago
- Spiking Neural Network RTL Implementation☆63Updated 4 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated 2 weeks ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆74Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Updated 3 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆27Updated 6 years ago
- Tensor Processing Unit implementation in Verilog☆10Updated 8 months ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Updated 5 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆28Updated last year
- ☆29Updated 3 years ago
- Hardware and software implementation of Sparsely-active SNNs☆20Updated 11 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated 2 years ago
- ☆17Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆39Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆36Updated 7 years ago
- ☆53Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- A repository FPGA-friendly SNN models☆35Updated 4 years ago