Angela-WangBo / Shenjing-RTLLinks
This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator
☆17Updated 5 years ago
Alternatives and similar repositories for Shenjing-RTL
Users that are interested in Shenjing-RTL are comparing it to the libraries listed below
Sorting:
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆59Updated 5 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- ☆19Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆59Updated 4 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆61Updated 2 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- SNN on FPGA☆10Updated 3 years ago
- Hardware and software implementation of Sparsely-active SNNs☆15Updated 7 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆25Updated 3 years ago
- ☆17Updated 4 years ago
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆20Updated 10 months ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆18Updated 5 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year
- Spiking Neural Network RTL Implementation☆58Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆24Updated 7 years ago
- ☆34Updated 6 years ago
- FPGA Design of a Spiking Neural Network.☆42Updated last year
- Spiking neural network for Zynq devices with Vivado HLS☆34Updated 7 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆13Updated last year
- Tensor Processing Unit implementation in Verilog☆8Updated 4 months ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆19Updated 2 years ago
- ☆48Updated last year
- ☆15Updated 3 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago