Angela-WangBo / Shenjing-RTLView external linksLinks
This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator
☆17Apr 12, 2020Updated 5 years ago
Alternatives and similar repositories for Shenjing-RTL
Users that are interested in Shenjing-RTL are comparing it to the libraries listed below
Sorting:
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Sep 25, 2019Updated 6 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Sep 23, 2024Updated last year
- ☆82Oct 25, 2014Updated 11 years ago
- Software framework for Designing and Mapping a CNN onto neuromorphic chip with crossbar array of synapses.☆11Jan 24, 2020Updated 6 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- STBP is a way to train SNN with datasets by Backward propagation.Using this Repositories allows you to train SNNS with STBP and quantize …☆29Feb 3, 2022Updated 4 years ago
- Simulation of Advanced Neuromorphic Architectures for Fast Exploration☆24Feb 5, 2026Updated last week
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago
- A short tutorial on Gem5 with focus on how to run and modify Garnet2.0☆17Apr 18, 2018Updated 7 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- An energy simulation framework for BPTT-based SNN inference and training.☆17Sep 6, 2023Updated 2 years ago
- A verilog implementation for Network-on-Chip☆80Feb 3, 2018Updated 8 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆52Feb 7, 2023Updated 3 years ago
- Repository gathering basic modules for CDC purpose☆58Dec 31, 2019Updated 6 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated this week
- ☆11May 31, 2016Updated 9 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆144Mar 19, 2018Updated 7 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- An event-driven learning algorithm for spiking neural networks☆30May 15, 2024Updated last year
- ☆49Oct 3, 2018Updated 7 years ago
- ☆11Mar 14, 2023Updated 2 years ago
- ☆13Jan 22, 2026Updated 3 weeks ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- Collection of Spiking Neural Network applications for SNN Toolbox.☆34Apr 7, 2020Updated 5 years ago
- ☆40Apr 28, 2019Updated 6 years ago
- ☆43Jan 1, 2024Updated 2 years ago
- ☆38Jun 3, 2024Updated last year
- wifi☆12Jun 13, 2017Updated 8 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- This project is about energy efficiency and renewable energy topic. Developed multivariate time series model to forecast global warming. …☆10Sep 29, 2020Updated 5 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago