Angela-WangBo / Shenjing-RTLLinks
This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator
☆17Updated 5 years ago
Alternatives and similar repositories for Shenjing-RTL
Users that are interested in Shenjing-RTL are comparing it to the libraries listed below
Sorting:
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 11 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 3 years ago
- SNN on FPGA☆11Updated 3 years ago
- ☆20Updated 4 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Updated 2 months ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆30Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆75Updated 2 years ago
- Network on chip based neural network accelerator☆10Updated 4 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆64Updated 4 years ago
- Hardware and software implementation of Sparsely-active SNNs☆20Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- Spiking Neural Network RTL Implementation☆64Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- Template for project1 TPU☆22Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated 2 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Updated 5 years ago
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- ☆30Updated 3 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆15Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆29Updated 6 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Updated 7 years ago