Swingfal1 / booth_multiplier_radix_4
Verilog program
☆15Updated 4 years ago
Alternatives and similar repositories for booth_multiplier_radix_4:
Users that are interested in booth_multiplier_radix_4 are comparing it to the libraries listed below
- ☆31Updated 6 years ago
- ☆27Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Updated 5 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Template for project1 TPU☆18Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆63Updated 6 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated last year
- ☆17Updated 2 weeks ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆62Updated 8 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- eyeriss-chisel3☆40Updated 2 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆12Updated last month
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- FFT generator using Chisel☆58Updated 3 years ago
- upgrade to e203 (a risc-v core)☆43Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- ☆50Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated 10 months ago
- AIChip 2021 project, NCKU☆18Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago