Swingfal1 / booth_multiplier_radix_4
Verilog program
☆11Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for booth_multiplier_radix_4
- ☆25Updated 4 years ago
- ☆19Updated 10 months ago
- ☆54Updated 4 years ago
- ☆26Updated 5 years ago
- AXI总线连接器☆91Updated 4 years ago
- A verilog implementation for Network-on-Chip☆67Updated 6 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Updated 4 years ago
- ☆9Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated 5 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- AXI Interconnect☆46Updated 3 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- FFT generator using Chisel☆56Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- Some useful documents of Synopsys☆49Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆123Updated last week
- ☆16Updated 2 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆41Updated 3 years ago