Swingfal1 / booth_multiplier_radix_4Links
Verilog program
☆15Updated 4 years ago
Alternatives and similar repositories for booth_multiplier_radix_4
Users that are interested in booth_multiplier_radix_4 are comparing it to the libraries listed below
Sorting:
- ☆34Updated 6 years ago
- Template for project1 TPU☆19Updated 4 years ago
- ☆29Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- AXI Interconnect☆49Updated 3 years ago
- ☆10Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- FFT generator using Chisel☆60Updated 3 years ago
- ☆20Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- ☆16Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- ☆18Updated 2 months ago
- Open IP in Hardware Description Language.☆24Updated last year
- ☆33Updated 9 months ago