32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog
☆18Aug 27, 2020Updated 6 years ago
Alternatives and similar repositories for Floating-Point-Adder
Users that are interested in Floating-Point-Adder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Implementation of 32-bit Floating Point Adder☆50May 4, 2020Updated 6 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆76Aug 10, 2024Updated 2 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆14Mar 14, 2026Updated 6 months ago
- Awesome Quantization Paper lists with Codes☆10Feb 24, 2021Updated 5 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆19May 30, 2020Updated 6 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- ☆11Feb 11, 2019Updated 7 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆33Mar 13, 2025Updated last year
- Verilog program☆16Jul 27, 2020Updated 6 years ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 5 years ago
- Scripts for photonics devices and optical communication systems simulations☆19Oct 24, 2016Updated 9 years ago
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆17Sep 5, 2024Updated 2 years ago
- ☆13Jun 4, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Collection of examples for the different LabOne APIs that Zurich Instruments provide☆27Jul 29, 2026Updated last month
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆32May 23, 2026Updated 4 months ago
- ☆13Jun 9, 2022Updated 4 years ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 6 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆124Jan 26, 2013Updated 13 years ago
- Use Matlab to simulate in LT Spice, acquire results and plot☆18Oct 22, 2020Updated 5 years ago
- ☆10Jun 28, 2019Updated 7 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- PyTorch code for our paper "Progressive Binarization with Semi-Structured Pruning for LLMs"☆13Jul 11, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Implementing Different Adder Structures in Verilog☆77Sep 3, 2019Updated 7 years ago
- ☆23Feb 22, 2020Updated 6 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆43Jul 18, 2026Updated 2 months ago
- ☆61Aug 30, 2021Updated 5 years ago
- Deep Variational Information Bottleneck (DVIB) in PyTorch.☆10Apr 25, 2020Updated 6 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆36Mar 13, 2025Updated last year
- Qimera: Data-free Quantization with Synthetic Boundary Supporting Samples [NeurIPS 2021]☆35Dec 12, 2021Updated 4 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆17Aug 25, 2026Updated last month
- Interactive 3D Layout Viewer for GDSII☆20Jun 14, 2024Updated 2 years ago
- This script generates and analyzes prefix tree adders.☆38Apr 9, 2021Updated 5 years ago
- TensorRT-in-Action 是一个 GitHub 代码库，提供了使用 TensorRT 的代码示例，并有对应 Jupyter Notebook。☆15Jun 1, 2023Updated 3 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 9 months ago
- 放一些论文，简历之类的latex模板☆12Aug 4, 2026Updated last month
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆26Mar 25, 2025Updated last year