32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog
☆17Aug 27, 2020Updated 5 years ago
Alternatives and similar repositories for Floating-Point-Adder
Users that are interested in Floating-Point-Adder are comparing it to the libraries listed below
Sorting:
- Awesome Quantization Paper lists with Codes☆10Feb 24, 2021Updated 5 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆13Dec 22, 2024Updated last year
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆69Aug 10, 2024Updated last year
- PyTorch implementation of "Deep Transferring Quantization" (ECCV2020)☆18Jun 22, 2022Updated 3 years ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆19May 30, 2020Updated 5 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- Qimera: Data-free Quantization with Synthetic Boundary Supporting Samples [NeurIPS 2021]☆34Dec 12, 2021Updated 4 years ago
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆11Mar 23, 2020Updated 5 years ago
- PyTorch Quantization Framework For OCP MX Datatypes.☆16May 30, 2025Updated 9 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- [CVPR 2025 Highlight] FIMA-Q: Post-Training Quantization for Vision Transformers by Fisher Information Matrix Approximation☆26Jun 16, 2025Updated 8 months ago
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 5 years ago
- 「Chiselを始めたい 人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 5 years ago
- 北航校园网网关自动登录☆10Nov 8, 2021Updated 4 years ago
- ☆10Jun 28, 2019Updated 6 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- The official code for [ECCV2020] "HALO: Hardware-aware Learning to Optimize"☆10Mar 22, 2023Updated 2 years ago
- Collections of model quantization algorithms. Any issues, please contact Peng Chen (blueardour@gmail.com)☆45Aug 19, 2021Updated 4 years ago
- This script generates and analyzes prefix tree adders.☆39Apr 9, 2021Updated 4 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- PyTorch code for our paper "Progressive Binarization with Semi-Structured Pruning for LLMs"☆13Sep 28, 2025Updated 5 months ago
- ☆11Apr 5, 2021Updated 4 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- PLCT实验室2019年开放日资料（OpenDay-2019）☆11Dec 20, 2019Updated 6 years ago
- A simple logging framework for Matlab, built on top of SLF4J and Log4j☆11Mar 16, 2023Updated 2 years ago
- A tool for model sparse based on torch.fx☆13Jun 3, 2024Updated last year
- ☆10Mar 2, 2022Updated 4 years ago
- Implementations of the XNOR networks☆12Aug 9, 2017Updated 8 years ago
- ☆11Jan 10, 2025Updated last year
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated 2 months ago
- ☆11Feb 24, 2025Updated last year
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 7 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆68Aug 13, 2024Updated last year