shahsaumya00 / Floating-Point-AdderLinks
32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog
☆16Updated 4 years ago
Alternatives and similar repositories for Floating-Point-Adder
Users that are interested in Floating-Point-Adder are comparing it to the libraries listed below
Sorting:
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- FFT generator using Chisel☆59Updated 3 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆32Updated 8 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ☆33Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- Pure digital components of a UCIe controller☆63Updated this week
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆44Updated 10 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆38Updated 2 years ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- ☆52Updated 2 years ago
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆27Updated 3 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆55Updated 9 months ago