rcetin / booth_wallace_multiplier
Booth encoded Wallace tree multiplier
☆14Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for booth_wallace_multiplier
- ☆19Updated 10 months ago
- FFT generator using Chisel☆56Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆70Updated 5 years ago
- ☆60Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- 3×3脉动阵列乘法器☆34Updated 5 years ago
- A verilog implementation for Network-on-Chip☆66Updated 6 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆24Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆164Updated last year
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆53Updated 2 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆46Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆126Updated 4 months ago
- ☆26Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆82Updated 4 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆10Updated last year
- Some useful documents of Synopsys☆46Updated 3 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆30Updated 4 months ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆10Updated 5 years ago
- AXI总线连接器☆90Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆21Updated 4 years ago