rcetin / booth_wallace_multiplier
Booth encoded Wallace tree multiplier
☆17Updated 6 years ago
Alternatives and similar repositories for booth_wallace_multiplier:
Users that are interested in booth_wallace_multiplier are comparing it to the libraries listed below
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- ☆31Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- A verilog implementation for Network-on-Chip☆72Updated 7 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆97Updated 4 years ago
- AXI Interconnect☆47Updated 3 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- 一个基于AXI接口的PL端卷积加速器,可由PS端调用☆11Updated last year
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- ☆26Updated 4 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- ☆20Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- ☆19Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- FFT generator using Chisel☆58Updated 3 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago