rcetin / booth_wallace_multiplier
Booth encoded Wallace tree multiplier
☆14Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for booth_wallace_multiplier
- A verilog implementation for Network-on-Chip☆67Updated 6 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆93Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- ☆60Updated 5 years ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- ☆26Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆29Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆28Updated 4 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆24Updated 6 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆32Updated 4 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆58Updated 7 years ago
- AXI Interconnect☆46Updated 3 years ago
- ☆67Updated 10 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- ☆19Updated 10 months ago
- AXI总线连接器☆91Updated 4 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆22Updated last year