lauchinyuan / Booth4_wallace_MULT16_16Links
A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction
☆55Updated last year
Alternatives and similar repositories for Booth4_wallace_MULT16_16
Users that are interested in Booth4_wallace_MULT16_16 are comparing it to the libraries listed below
Sorting:
- CPU Design Based on RISCV ISA☆121Updated last year
- AXI总线连接器☆103Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- AXI协议规范中文翻译版☆160Updated 3 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- 3×3 脉动阵列乘法器☆46Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆130Updated 3 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆195Updated 9 months ago
- IC implementation of Systolic Array for TPU☆272Updated 10 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- An AXI4 crossbar implementation in SystemVerilog☆173Updated this week
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- ☆68Updated 9 years ago
- ☆43Updated 4 years ago
- Collect some IC textbooks for learning.☆161Updated 3 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆119Updated 12 years ago
- ☆184Updated 2 months ago
- ☆56Updated last week
- syn script for DC Compiler☆13Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆97Updated last month
- 包含了SOC设计中的通用IP,如外 设、总线结构、基础、验证等☆109Updated last week
- Convolutional Neural Network RTL-level Design☆67Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆217Updated 2 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆25Updated 2 years ago
- Some useful documents of Synopsys☆82Updated 3 years ago