lauchinyuan / Booth4_wallace_MULT16_16Links
A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction
☆57Updated last year
Alternatives and similar repositories for Booth4_wallace_MULT16_16
Users that are interested in Booth4_wallace_MULT16_16 are comparing it to the libraries listed below
Sorting:
- CPU Design Based on RISCV ISA☆122Updated last year
- AXI总线连接器☆103Updated 5 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- IC Verification & SV Demo☆54Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- IC implementation of Systolic Array for TPU☆278Updated 11 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆226Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆197Updated 10 months ago
- ☆42Updated 4 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- 3×3脉动阵列乘法器☆47Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆119Updated 12 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆27Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆44Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆168Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- ☆69Updated 9 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated 3 weeks ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆105Updated 2 months ago
- Convolutional Neural Network RTL-level Design☆70Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆160Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆165Updated 2 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆96Updated 3 years ago
- Some useful documents of Synopsys☆85Updated 3 years ago
- Open IP in Hardware Description Language.☆26Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year