lauchinyuan / Booth4_wallace_MULT16_16Links
A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction
☆48Updated 9 months ago
Alternatives and similar repositories for Booth4_wallace_MULT16_16
Users that are interested in Booth4_wallace_MULT16_16 are comparing it to the libraries listed below
Sorting:
- AXI总线连接器☆97Updated 5 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- CPU Design Based on RISCV ISA☆111Updated 11 months ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆64Updated 9 years ago
- syn script for DC Compiler☆13Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- AXI协议规范中文翻译版☆151Updated 2 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- IC Verification & SV Demo☆54Updated 3 years ago
- Open IP in Hardware Description Language.☆23Updated last year
- ☆111Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆23Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆40Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆115Updated 12 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- 基4booth乘法器设计与验证☆12Updated last year
- IC implementation of Systolic Array for TPU☆247Updated 7 months ago