taneroksuz / mult-treeLinks
Wallace and Dadda tree multiplier generator in vhdl and verilog
☆11Updated 11 months ago
Alternatives and similar repositories for mult-tree
Users that are interested in mult-tree are comparing it to the libraries listed below
Sorting:
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 4 months ago
- ☆89Updated last week
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆95Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆71Updated 3 weeks ago
- A configurable SRAM generator☆56Updated 4 months ago
- A tool for synthesizing Verilog programs☆108Updated 3 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- ☆28Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 3 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆61Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆67Updated 9 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Simple single-port AXI memory interface☆48Updated last year
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago