taneroksuz / mult-treeLinks
Wallace and Dadda tree multiplier generator in vhdl and verilog
☆12Updated last year
Alternatives and similar repositories for mult-tree
Users that are interested in mult-tree are comparing it to the libraries listed below
Sorting:
- ☆90Updated last month
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated 3 weeks ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Updated 7 months ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- ☆20Updated last year
- A configurable SRAM generator☆57Updated 5 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆68Updated 9 years ago
- SRAM☆22Updated 5 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- Approximate arithmetic circuits for FPGAs☆13Updated 5 years ago
- ☆29Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago