Wallace and Dadda tree multiplier generator in vhdl and verilog
☆13Mar 14, 2026Updated last month
Alternatives and similar repositories for mult-tree
Users that are interested in mult-tree are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆18Aug 27, 2020Updated 5 years ago
- 3D FPGA Architecture Exploration Tool☆17Feb 24, 2026Updated 2 months ago
- FFTFPGA is an OpenCL based library for Fast Fourier Transformations for FPGAs. This repository provides OpenCL host code in the form of F…☆16Mar 31, 2022Updated 4 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆40Oct 4, 2024Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 10 months ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Mar 10, 2026Updated last month
- Pytorch implementation of RAPQ, IJCAI 2022☆23Jul 19, 2023Updated 2 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Subset of AmberTools, with updates and modifications☆16Apr 22, 2026Updated last week
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- ☆22Apr 24, 2026Updated last week
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- Awesome Quantization Paper lists with Codes☆10Feb 24, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- A programming language for Singaporeans, by not a Singaporean yet. Can one lah!☆82Apr 25, 2026Updated last week
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- ☆11Jun 9, 2022Updated 3 years ago
- ☆10Jun 28, 2019Updated 6 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 4 years ago
- PyTorch code for our paper "Progressive Binarization with Semi-Structured Pruning for LLMs"☆13Mar 11, 2026Updated last month
- Deep Variational Information Bottleneck (DVIB) in PyTorch.☆10Apr 25, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 5 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 6 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 6 months ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- 32-bit RISC-V Emulator☆27Feb 23, 2019Updated 7 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Dec 3, 2020Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆75Sep 3, 2019Updated 6 years ago
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 7 years ago
- ☆14Mar 21, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hope this could be helpful when you're struggling with finding a suitable PhD/postDoc position.☆10Aug 14, 2023Updated 2 years ago
- Booth encoded Wallace tree multiplier☆17May 24, 2018Updated 7 years ago
- AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.☆13Nov 8, 2021Updated 4 years ago
- ☆18Oct 6, 2025Updated 6 months ago
- 32-bit soft RISCV processor for FPGA applications☆19Nov 25, 2023Updated 2 years ago
- 放一些论文，简历之类的latex模板☆12Apr 17, 2022Updated 4 years ago
- ☆23Feb 10, 2024Updated 2 years ago