Wallace and Dadda tree multiplier generator in vhdl and verilog
☆13Dec 22, 2024Updated last year
Alternatives and similar repositories for mult-tree
Users that are interested in mult-tree are comparing it to the libraries listed below
Sorting:
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆17Aug 27, 2020Updated 5 years ago
- Pytorch implementation of RAPQ, IJCAI 2022☆23Jul 19, 2023Updated 2 years ago
- DATuner Repository☆17Sep 9, 2018Updated 7 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- ☆30Apr 23, 2024Updated last year
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆37Oct 4, 2024Updated last year
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- ☆35Jul 28, 2025Updated 7 months ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 5 years ago
- FHEM-Modules for the SMA Energy Meter and SMA Inverters☆10Oct 28, 2021Updated 4 years ago
- Implementation of the model from "Faster sorting algorithms discovered using deep reinforcement learning" that discovered an all-new ult…☆11Aug 29, 2023Updated 2 years ago
- Controlled Invariant Sets in Two Moves☆14Dec 21, 2021Updated 4 years ago
- ☆10Apr 24, 2024Updated last year
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- A Terraria clone in Python, just for fun☆10Jun 7, 2020Updated 5 years ago
- xDEVS: A cross-platform Discrete EVent System simulator☆14Nov 14, 2025Updated 3 months ago
- Sequence Planner☆12Nov 17, 2017Updated 8 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- A linearizability checker for concurrent data structures☆12Aug 3, 2023Updated 2 years ago
- Translate a subset of C to Verilog☆12May 8, 2019Updated 6 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- GI-PIP: Do We Require Impractical Auxiliary Dataset for Gradient Inversion Attacks? (ICASSP 2024)☆16Apr 18, 2025Updated 10 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- FPGA synthesis tool powered by program synthesis☆55Dec 15, 2025Updated 2 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Formal Language Tools for Robots☆15Jun 29, 2016Updated 9 years ago
- Testing processors with Random Instruction Generation☆55Jan 13, 2026Updated last month
- The ZOT Bounded Model/Satisfiability Checker (previously hosted as zot.googlecode.com)☆10Jan 11, 2021Updated 5 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- BuDDy BDD package (with CMake support)☆15May 7, 2024Updated last year
- 🖋️ A nvim syntax highlighting plugin for the Fountain screenplay format☆14Jan 2, 2026Updated 2 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- A PyTorch implementation of the paper https://arxiv.org/abs/1709.04875☆10Jul 22, 2020Updated 5 years ago
- QDBMP (Quick n' Dirty BMP) is a minimalistic cross-platform C library for handling BMP image files☆11Nov 1, 2018Updated 7 years ago
- Package to evaluate network-propagation-based similarity measures between nodes in a networkX graph☆10Jul 31, 2018Updated 7 years ago
- Picorv32 SoC on the TinyFPGA BX, for games etc.☆12Sep 22, 2018Updated 7 years ago