taneroksuz / mult-tree
Wallace and Dadda tree multiplier generator in vhdl and verilog
☆11Updated 3 months ago
Alternatives and similar repositories for mult-tree:
Users that are interested in mult-tree are comparing it to the libraries listed below
- Reconfigurable Binary Engine☆16Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 6 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- Hardware Formal Verification☆15Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆22Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆40Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- ☆26Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆20Updated 6 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated last month
- Simple single-port AXI memory interface☆39Updated 9 months ago
- BlackParrot on Zynq☆35Updated 3 weeks ago
- sram/rram/mram.. compiler☆32Updated last year
- ☆26Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- SRAM☆21Updated 4 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆16Updated 2 weeks ago
- ☆24Updated last month
- Equivalence checking with Yosys☆40Updated 2 weeks ago
- A tool to generate optimized hardware files for univariate functions.☆27Updated 11 months ago
- ☆50Updated last week
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago