taneroksuz / mult-treeLinks
Wallace and Dadda tree multiplier generator in vhdl and verilog
☆11Updated last year
Alternatives and similar repositories for mult-tree
Users that are interested in mult-tree are comparing it to the libraries listed below
Sorting:
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 4 months ago
- ☆90Updated 2 weeks ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 7 months ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- Simple single-port AXI memory interface☆49Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆77Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆33Updated last month
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Updated 4 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Updated 6 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆69Updated last year
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- ☆28Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last month
- Approximate arithmetic circuits for FPGAs☆13Updated 5 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆30Updated 9 months ago
- course design☆23Updated 7 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year