taneroksuz / mult-treeLinks
Wallace and Dadda tree multiplier generator in vhdl and verilog
☆13Updated last year
Alternatives and similar repositories for mult-tree
Users that are interested in mult-tree are comparing it to the libraries listed below
Sorting:
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- ☆90Updated last week
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Reconfigurable Binary Engine☆17Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated last week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆68Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Updated 8 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Updated last week
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆27Updated 7 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated last month
- SystemVerilog Functional Coverage for RISC-V ISA☆34Updated 2 months ago
- BlackParrot on Zynq☆48Updated last week
- Floating point modules for CHISEL☆32Updated 11 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆40Updated last year
- Python wrapper for verilator model☆93Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Updated 7 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Updated 4 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆45Updated last year