taneroksuz / mult-treeLinks
Wallace and Dadda tree multiplier generator in vhdl and verilog
☆11Updated 11 months ago
Alternatives and similar repositories for mult-tree
Users that are interested in mult-tree are comparing it to the libraries listed below
Sorting:
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆38Updated 3 months ago
- ☆88Updated this week
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆94Updated last year
- Approximate arithmetic circuits for FPGAs☆11Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 5 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆68Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- SystemVerilog Functional Coverage for RISC-V ISA☆32Updated 5 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 9 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- A tool for synthesizing Verilog programs☆107Updated 3 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Updated 3 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- ☆14Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- Hardware Formal Verification☆16Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 6 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆59Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆70Updated this week