taneroksuz / mult-treeLinks
Wallace and Dadda tree multiplier generator in vhdl and verilog
☆12Updated 6 months ago
Alternatives and similar repositories for mult-tree
Users that are interested in mult-tree are comparing it to the libraries listed below
Sorting:
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 5 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- ☆68Updated this week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆85Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆62Updated 5 months ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆29Updated last month
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 9 months ago
- YosysHQ SVA AXI Properties☆41Updated 2 years ago
- BlackParrot on Zynq☆43Updated 4 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆18Updated 2 months ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated last month
- Project repo for the POSH on-chip network generator☆48Updated 4 months ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Updated 4 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆28Updated 4 months ago
- ☆27Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆16Updated 2 years ago