Parameterized Booth Multiplier in Verilog 2001
☆51Oct 30, 2022Updated 3 years ago
Alternatives and similar repositories for Booth_Multipliers
Users that are interested in Booth_Multipliers are comparing it to the libraries listed below
Sorting:
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆122Jan 26, 2013Updated 13 years ago
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- ☆13Jul 28, 2022Updated 3 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 2 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 4 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- ☆22Jan 9, 2024Updated 2 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- System-on-a-Chip for FPGA, with xr16 RISC core and LCC port☆12Jul 23, 2017Updated 8 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Aug 10, 2022Updated 3 years ago
- RISC V core implementation using Verilog.☆29Mar 27, 2021Updated 4 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆37Oct 4, 2024Updated last year
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- Video Stream Scaler☆39Jul 17, 2014Updated 11 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆221Aug 4, 2019Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- Verilog Configurable Cache☆193Mar 9, 2026Updated last week
- ☆83Oct 25, 2014Updated 11 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- ☆15Oct 7, 2021Updated 4 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆84Aug 3, 2023Updated 2 years ago