mongrelgem / Verilog-Adders
Implementing Different Adder Structures in Verilog
☆61Updated 5 years ago
Alternatives and similar repositories for Verilog-Adders:
Users that are interested in Verilog-Adders are comparing it to the libraries listed below
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆32Updated 2 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- General Purpose AXI Direct Memory Access☆48Updated 9 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆49Updated this week
- Xilinx AXI VIP example of use☆33Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆51Updated last week
- UVM and System Verilog Manuals☆39Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- ☆12Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated last month
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆43Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆54Updated 10 months ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated 8 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 6 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆13Updated 2 years ago
- AHB DMA 32 / 64 bits☆52Updated 10 years ago
- Two Level Cache Controller implementation in Verilog HDL☆39Updated 4 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆24Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 2 years ago
- RTL Verilog library for various DSP modules☆84Updated 2 years ago
- DDR2 memory controller written in Verilog☆73Updated 12 years ago
- Architectural design of data router in verilog☆28Updated 5 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆37Updated 3 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆24Updated 2 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆15Updated 9 months ago
- AXI4 and AXI4-Lite interface definitions☆91Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆62Updated this week
- Simple single-port AXI memory interface☆37Updated 8 months ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago