suoglu / Fixed-Floating-Point-Adder-MultiplierLinks
16-bit Adder Multiplier hardware on Digilent Basys 3
☆77Updated 2 years ago
Alternatives and similar repositories for Fixed-Floating-Point-Adder-Multiplier
Users that are interested in Fixed-Floating-Point-Adder-Multiplier are comparing it to the libraries listed below
Sorting:
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- ☆65Updated 6 years ago
- ☆34Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- IC implementation of TPU☆128Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆170Updated this week
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- ☆53Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆139Updated 5 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 2 weeks ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- eyeriss-chisel3☆41Updated 3 years ago
- ☆77Updated 10 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- ☆113Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆108Updated 6 months ago
- ☆43Updated 4 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago