suoglu / Fixed-Floating-Point-Adder-MultiplierLinks
16-bit Adder Multiplier hardware on Digilent Basys 3
☆76Updated last year
Alternatives and similar repositories for Fixed-Floating-Point-Adder-Multiplier
Users that are interested in Fixed-Floating-Point-Adder-Multiplier are comparing it to the libraries listed below
Sorting:
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆34Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆65Updated 6 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆160Updated last week
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆86Updated 6 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago
- ☆112Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆126Updated 7 years ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- ☆75Updated 10 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆119Updated last month
- round robin arbiter☆74Updated 10 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- AXI总线连接器☆99Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago