suoglu / Fixed-Floating-Point-Adder-MultiplierLinks
16-bit Adder Multiplier hardware on Digilent Basys 3
☆81Updated 2 years ago
Alternatives and similar repositories for Fixed-Floating-Point-Adder-Multiplier
Users that are interested in Fixed-Floating-Point-Adder-Multiplier are comparing it to the libraries listed below
Sorting:
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- ☆68Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- IC implementation of TPU☆132Updated 5 years ago
- ☆36Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- Convolutional accelerator kernel, target ASIC & FPGA☆229Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆60Updated 4 years ago
- AMD University Program HLS tutorial☆110Updated 11 months ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- ☆78Updated 10 years ago
- Verilog implementation of Softmax function☆70Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆89Updated last week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- ☆54Updated 6 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- ☆64Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago