Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions
☆18Jan 21, 2026Updated 3 months ago
Alternatives and similar repositories for Marian
Users that are interested in Marian are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆18Apr 8, 2026Updated last month
- ☆14Apr 1, 2025Updated last year
- ☆32Apr 13, 2026Updated 3 weeks ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆15May 4, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 3 months ago
- A tool for checking the contract satisfaction for hardware designs☆13Nov 4, 2025Updated 6 months ago
- ☆15Jun 24, 2025Updated 10 months ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆26Mar 1, 2026Updated 2 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆85Nov 10, 2025Updated 6 months ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20May 3, 2026Updated last week
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- RISC-V Zve32x Vector Coprocessor☆216Jan 22, 2026Updated 3 months ago
- [DAC2024] A Holistic Functionalization Approach to Optimizing Imperative Tensor Programs in Deep Learning☆15Jan 13, 2024Updated 2 years ago
- Java pseudo-random number generation code with minimal dependencies.☆15Updated this week
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆18Nov 19, 2023Updated 2 years ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆26Apr 11, 2026Updated last month
- KASIRGA - GUN | RV32IMCX☆12Aug 14, 2024Updated last year
- Verification IP for UART protocol☆24Aug 3, 2020Updated 5 years ago
- Collect some IC specs for learning.☆22Jun 25, 2024Updated last year
- A tool to extract tainted code graphs from C/C++ and Java source code.☆18Mar 7, 2025Updated last year
- Prediction algorithms for the PCG pseudo-random generator☆15Nov 13, 2020Updated 5 years ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- v4l2 stuff☆16Jul 1, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Multilayer perceptron in vulkan☆14May 20, 2020Updated 5 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Jun 7, 2021Updated 4 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- High quality and composable RTL libraries in SystemVerilog☆32May 5, 2026Updated last week
- ☆27Mar 13, 2025Updated last year
- this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by …☆30Sep 5, 2025Updated 8 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Apr 13, 2026Updated 3 weeks ago