Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions
☆18Jan 21, 2026Updated 5 months ago
Alternatives and similar repositories for Marian
Users that are interested in Marian are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Jun 18, 2026Updated 3 weeks ago
- ☆36May 21, 2026Updated last month
- ☆14Apr 1, 2025Updated last year
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆16Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Apr 25, 2025Updated last year
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆12Dec 26, 2024Updated last year
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- SonicBOOM Spectre Attacks☆12Jul 18, 2021Updated 4 years ago
- ☆15Jun 24, 2025Updated last year
- A fork of Yosys that integrates the CellIFT pass☆14Apr 21, 2026Updated 2 months ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A tool for checking the contract satisfaction for hardware designs☆12Jun 22, 2026Updated 3 weeks ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆88Nov 10, 2025Updated 8 months ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 4 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Jun 19, 2026Updated 3 weeks ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 3 years ago
- [DAC2024] A Holistic Functionalization Approach to Optimizing Imperative Tensor Programs in Deep Learning☆15Jan 13, 2024Updated 2 years ago
- RISC-V Zve32x Vector Coprocessor☆221Jan 22, 2026Updated 5 months ago
- Java pseudo-random number generation code with minimal dependencies.☆16Updated this week
- ☆18Nov 19, 2023Updated 2 years ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆27Apr 11, 2026Updated 3 months ago
- KASIRGA - GUN | RV32IMCX☆12Aug 14, 2024Updated last year
- Verification IP for UART protocol☆25Aug 3, 2020Updated 5 years ago
- A tool to extract tainted code graphs from C/C++ and Java source code.☆18Mar 7, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- v4l2 stuff☆16Jul 1, 2017Updated 9 years ago
- Simple RISC-V RV32I CPU in VHDL for use in FPGA Designs☆19Sep 2, 2019Updated 6 years ago
- Multilayer perceptron in vulkan☆14May 20, 2020Updated 6 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- ☆25Feb 19, 2026Updated 4 months ago
- High quality and composable RTL libraries in SystemVerilog☆41Updated this week