Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions
☆17Jan 21, 2026Updated 9 months ago
Alternatives and similar repositories for Marian
Users that are interested in Marian are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Adam's Bridge (ML-DSA hardware accelerator) verilator wrapper -- create "toggle" traces from VCD dumps☆11May 13, 2026Updated 6 months ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆29Sep 28, 2026Updated last month
- OpenHW Group is a global, not-for-profit organization where hardware and software designers collaborate on open-source cores, IP, tools, …☆19Aug 28, 2026Updated 2 months ago
- ☆13Apr 25, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆16Nov 2, 2026Updated last week
- ☆38Oct 5, 2026Updated last month
- GNU toolchain for PULP and RISC-V☆14Mar 15, 2025Updated last year
- ☆14Apr 1, 2025Updated last year
- ☆43Apr 28, 2019Updated 7 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆13Dec 26, 2024Updated last year
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆24Updated this week
- Simple demonstration of using the RISC-V Vector extension☆51Apr 18, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- PoC for Paper: BunnyHop Exploiting the Instruction Prefetcher (USENIX Security 2023)☆14Aug 17, 2023Updated 3 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆24Oct 25, 2024Updated 2 years ago
- A bare metal programming guide on STM32 microcontroller☆10Dec 6, 2022Updated 3 years ago
- SonicBOOM Spectre Attacks☆12Jul 18, 2021Updated 5 years ago
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated 2 months ago
- ☆11Jan 9, 2021Updated 5 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Zve32x Vector Coprocessor☆227Jan 22, 2026Updated 9 months ago
- RISC-V testbed☆13Updated this week
- The ultimate VCD files comparator☆13May 7, 2020Updated 6 years ago
- ☆14Sep 10, 2026Updated 2 months ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- This repo is for ASPLOS 2025 artifact evaluation☆13Oct 3, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆567Oct 16, 2026Updated 3 weeks ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 3 years ago
- Java pseudo-random number generation code with minimal dependencies.☆16Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆90Nov 10, 2025Updated last year
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 12 years ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆22Aug 25, 2026Updated 2 months ago
- APB VIP (UVM)☆19Sep 6, 2018Updated 8 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆21Aug 14, 2026Updated 3 months ago
- KASIRGA - GUN | RV32IMCX☆10Aug 14, 2024Updated 2 years ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated 2 years ago
Are these results useful?