soc-hub-fi / MarianLinks
Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions
☆14Updated 8 months ago
Alternatives and similar repositories for Marian
Users that are interested in Marian are comparing it to the libraries listed below
Sorting:
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Input / Output Physical Memory Protection Unit for RISC-V☆12Updated last year
- Platform Level Interrupt Controller☆40Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- A demo system for Ibex including debug support and some peripherals☆67Updated last week
- ☆95Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- ☆86Updated 2 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- RISC-V IOMMU in verilog☆17Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- ☆58Updated 4 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- 256-bit vector processor based on the RISC-V vector (V) extension☆29Updated 4 years ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- My notes for DDR3 SDRAM controller☆35Updated 2 years ago
- ☆81Updated last year