lowRISC / muntjacLinks
64-bit multicore Linux-capable RISC-V processor
☆94Updated last month
Alternatives and similar repositories for muntjac
Users that are interested in muntjac are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- The multi-core cluster of a PULP system.☆101Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆165Updated this week
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- Generic Register Interface (contains various adapters)☆121Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆92Updated this week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆163Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated this week
- RISC-V Verification Interface☆94Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆82Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆237Updated 7 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆95Updated 2 months ago
- RISC-V Nox core☆64Updated 2 months ago
- Simple runtime for Pulp platforms☆48Updated last week
- ☆96Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- ☆83Updated 2 months ago
- Open source high performance IEEE-754 floating unit☆73Updated last year
- RISC-V System on Chip Template☆158Updated this week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆49Updated 8 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week