lowRISC / muntjacLinks
64-bit multicore Linux-capable RISC-V processor
☆97Updated 5 months ago
Alternatives and similar repositories for muntjac
Users that are interested in muntjac are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- The multi-core cluster of a PULP system.☆108Updated 2 weeks ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 4 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆181Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated this week
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Simple runtime for Pulp platforms☆49Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 11 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated this week
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Generic Register Interface (contains various adapters)☆130Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆183Updated last week
- RISC-V Nox core☆68Updated 2 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 10 months ago
- RISC-V Verification Interface☆103Updated last week
- Naive Educational RISC V processor☆88Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆245Updated 10 months ago
- RISC-V System on Chip Template☆159Updated last month
- ☆108Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆102Updated last week
- ☆90Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago