lowRISC / muntjacLinks
64-bit multicore Linux-capable RISC-V processor
☆97Updated 5 months ago
Alternatives and similar repositories for muntjac
Users that are interested in muntjac are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Generic Register Interface (contains various adapters)☆130Updated last week
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 11 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- Naive Educational RISC V processor☆89Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆184Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- RISC-V Verification Interface☆107Updated 3 weeks ago
- ☆108Updated 2 months ago
- RISC-V Nox core☆68Updated 3 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆105Updated 2 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 2 weeks ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year