64-bit multicore Linux-capable RISC-V processor
☆106Apr 28, 2025Updated 10 months ago
Alternatives and similar repositories for muntjac
Users that are interested in muntjac are comparing it to the libraries listed below
Sorting:
- SoC for muntjac☆13Jun 18, 2025Updated 8 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 2 weeks ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆488Updated this week
- ☆33Nov 25, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- ☆308Jan 23, 2026Updated last month
- Convert an image to a GDS format for inclusion in a zerotoasic project☆18Jun 16, 2022Updated 3 years ago
- ☆46Jul 2, 2023Updated 2 years ago
- RISC-V Zve32x Vector Coprocessor☆206Jan 22, 2026Updated last month
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 6 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Jan 31, 2022Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆34Jun 17, 2021Updated 4 years ago
- Parasitic Extraction for KLayout☆39Feb 20, 2026Updated last week
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Championship Value Prediction (CVP) simulator.☆17Feb 17, 2021Updated 5 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆334Dec 2, 2025Updated 2 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Jul 19, 2024Updated last year
- Vector processor for RISC-V vector ISA☆137Oct 19, 2020Updated 5 years ago
- HW Design Collateral for Caliptra RoT IP☆128Feb 20, 2026Updated last week
- Simple 3-stage pipeline RISC-V processor☆146Updated this week
- KiCad symbol library for sky130 and gf180mcu PDKs☆34Feb 14, 2024Updated 2 years ago
- ☆132Aug 14, 2025Updated 6 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago