matrix-coprocessor for RISC-V
☆39Feb 27, 2026Updated 6 months ago
Alternatives and similar repositories for quadrilatero
Users that are interested in quadrilatero are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆96Apr 1, 2026Updated 5 months ago
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆25Updated this week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆39May 20, 2026Updated 4 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆22Nov 12, 2025Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V Zve32x Vector Coprocessor☆223Jan 22, 2026Updated 7 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated 11 months ago
- ☆10Dec 15, 2023Updated 2 years ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆55Jan 13, 2025Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆188Apr 1, 2026Updated 5 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated last month
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆122May 11, 2023Updated 3 years ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆300Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Theia: ray graphic processing unit☆21Jul 17, 2014Updated 12 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 3 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Aug 9, 2026Updated last month
- ☆11Jun 28, 2020Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Sep 11, 2026Updated last week
- A simple, scalable, source-synchronous, all-digital DDR link☆42Sep 1, 2026Updated 2 weeks ago
- ☆90Apr 22, 2025Updated last year
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 10 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Aug 19, 2026Updated last month
- ☆28Jun 21, 2024Updated 2 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 4 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆120Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆21Mar 8, 2018Updated 8 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆279Nov 6, 2024Updated last year
- ☆31Aug 8, 2020Updated 6 years ago
- ☆27Apr 17, 2026Updated 5 months ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- ☆12Feb 15, 2024Updated 2 years ago