pulp-platform / quadrilateroLinks
matrix-coprocessor for RISC-V
☆26Updated 2 weeks ago
Alternatives and similar repositories for quadrilatero
Users that are interested in quadrilatero are comparing it to the libraries listed below
Sorting:
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated last week
- ☆33Updated last month
- ☆61Updated 8 months ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- Advanced Architecture Labs with CVA6☆71Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 3 weeks ago
- ☆89Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆75Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 2 years ago
- ☆28Updated 6 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆33Updated 2 weeks ago
- HLS for Networks-on-Chip☆38Updated 4 years ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated this week
- ☆57Updated 6 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- Administrative repository for the Integrated Matrix Extension Task Group☆30Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- ☆20Updated last week
- ☆29Updated last year
- ☆16Updated last month
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 weeks ago
- BlackParrot on Zynq☆47Updated last week
- ☆39Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- ☆21Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago