pulp-platform / quadrilatero
matrix-coprocessor for RISC-V
☆12Updated 3 weeks ago
Alternatives and similar repositories for quadrilatero:
Users that are interested in quadrilatero are comparing it to the libraries listed below
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆15Updated 10 months ago
- ☆12Updated last month
- HLS for Networks-on-Chip☆33Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated last week
- ☆12Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- DNN Compiler for Heterogeneous SoCs☆27Updated this week
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated this week
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- BlackParrot on Zynq☆32Updated 2 weeks ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- ☆26Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated 2 weeks ago
- The OpenPiton Platform☆17Updated 7 months ago
- ☆41Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆21Updated 6 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆63Updated this week
- Advanced Architecture Labs with CVA6☆54Updated last year
- ☆31Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago