pulp-platform / quadrilatero
matrix-coprocessor for RISC-V
☆12Updated this week
Alternatives and similar repositories for quadrilatero:
Users that are interested in quadrilatero are comparing it to the libraries listed below
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆15Updated 10 months ago
- ☆12Updated last month
- Original test vector of RISC-V Vector Extension☆11Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- DNN Compiler for Heterogeneous SoCs☆31Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆68Updated last week
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 3 weeks ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 7 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 5 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated this week
- Platform Level Interrupt Controller☆36Updated 10 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- BlackParrot on Zynq☆32Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- The OpenPiton Platform☆17Updated 7 months ago
- Reconfigurable Binary Engine☆16Updated 3 years ago
- ☆31Updated 5 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 weeks ago
- ☆39Updated 3 months ago
- RISC-V Nox core☆62Updated 7 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆21Updated 6 months ago
- ☆12Updated last month
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated this week
- ☆26Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆34Updated 5 months ago
- CORE-V MCU UVM Environment and Test Bench☆20Updated 8 months ago