pulp-platform / quadrilateroLinks
matrix-coprocessor for RISC-V
☆30Updated last month
Alternatives and similar repositories for quadrilatero
Users that are interested in quadrilatero are comparing it to the libraries listed below
Sorting:
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated this week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- ☆29Updated 6 years ago
- ☆33Updated 2 months ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated this week
- ☆90Updated this week
- Advanced Architecture Labs with CVA6☆77Updated 2 years ago
- The official NaplesPU hardware code repository☆22Updated 6 years ago
- ☆64Updated 9 months ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- ☆31Updated 5 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆33Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- Scalable Interface for RISC-V ISA Extensions☆23Updated this week
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- ☆40Updated 6 years ago
- ☆58Updated 6 years ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Updated last month
- Input / Output Physical Memory Protection Unit for RISC-V☆15Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RISC-V Matrix Specification☆23Updated last year
- ☆16Updated 3 months ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- BlackParrot on Zynq☆48Updated this week
- DUTH RISC-V Microprocessor☆23Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago