matrix-coprocessor for RISC-V
☆37Feb 27, 2026Updated 5 months ago
Alternatives and similar repositories for quadrilatero
Users that are interested in quadrilatero are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆91Apr 1, 2026Updated 4 months ago
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆23Updated this week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆36May 20, 2026Updated 2 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆20Nov 12, 2025Updated 8 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V Zve32x Vector Coprocessor☆219Jan 22, 2026Updated 6 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 9 months ago
- ☆10Dec 15, 2023Updated 2 years ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆54Jan 13, 2025Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆188Apr 1, 2026Updated 4 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆37Jul 27, 2026Updated 2 weeks ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆120May 11, 2023Updated 3 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆291Updated this week
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- ☆11Jun 28, 2020Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆22Jul 28, 2026Updated 2 weeks ago
- ☆81Apr 22, 2025Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆39Updated this week
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 9 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆535Updated this week
- ☆27Jun 21, 2024Updated 2 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 3 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆113Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆21Mar 8, 2018Updated 8 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆277Nov 6, 2024Updated last year
- ☆31Aug 8, 2020Updated 6 years ago
- ☆25Apr 17, 2026Updated 3 months ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- PDK for 2nm Technology Node☆29Jul 18, 2026Updated 3 weeks ago