matrix-coprocessor for RISC-V
☆40Feb 27, 2026Updated 8 months ago
Alternatives and similar repositories for quadrilatero
Users that are interested in quadrilatero are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆24Oct 23, 2026Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆95Apr 1, 2026Updated 6 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆190Apr 1, 2026Updated 6 months ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆24Nov 12, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- ☆24May 14, 2025Updated last year
- ☆31Aug 8, 2020Updated 6 years ago
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆29Oct 23, 2026Updated last week
- RISC-V Zve32x Vector Coprocessor☆224Jan 22, 2026Updated 9 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆42Sep 30, 2026Updated last month
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- ☆10Dec 15, 2023Updated 2 years ago
- A scalable Eyeriss model in SystemC.☆36Jan 1, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A high-efficiency system-on-chip for floating-point compute workloads.☆57Jan 13, 2025Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆42Oct 1, 2026Updated 3 weeks ago
- A python-based transactional level model for a Eyeriss as a systolic array☆10Dec 19, 2018Updated 7 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 3 months ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- ☆93Apr 22, 2025Updated last year
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆560Oct 16, 2026Updated 2 weeks ago
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆287Nov 6, 2024Updated last year
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆308Oct 23, 2026Updated last week
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆124May 11, 2023Updated 3 years ago
- DNN Compiler for Heterogeneous SoCs☆83Updated this week
- ☆11Jun 28, 2020Updated 6 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Oct 19, 2026Updated last week
- ☆14Jun 9, 2026Updated 4 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs☆11Jun 19, 2020Updated 6 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆24Updated this week
- A highly scalable framework for the performance and energy monitoring of HPC servers☆21Aug 16, 2026Updated 2 months ago
- Learn systemC with examples☆139Dec 21, 2022Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆159Updated this week