Fork of upstream onnxruntime focused on supporting risc-v accelerators
☆92Mar 26, 2023Updated 3 years ago
Alternatives and similar repositories for onnxruntime-riscv
Users that are interested in onnxruntime-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆63Jun 27, 2025Updated 8 months ago
- Berkeley's Spatial Array Generator☆1,261Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- RISC-V Zve32x Vector Coprocessor☆210Jan 22, 2026Updated 2 months ago
- 关于移植模型至gemmini的文档☆33May 4, 2022Updated 3 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- ☆15Apr 3, 2020Updated 5 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 3 months ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- An optimized neural network operator library for chips base on Xuantie CPU.☆99Feb 10, 2026Updated last month
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Feb 24, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Mar 17, 2026Updated last week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- Open, Modular, Deep Learning Accelerator☆336Apr 10, 2024Updated last year
- ☆82Feb 7, 2025Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Robotic Application Processor☆25Jan 2, 2022Updated 4 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆67Dec 4, 2019Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆227Nov 7, 2025Updated 4 months ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Jan 14, 2026Updated 2 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Mar 18, 2026Updated last week
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- ☆28Feb 26, 2023Updated 3 years ago
- ☆15Oct 2, 2023Updated 2 years ago