Fork of upstream onnxruntime focused on supporting risc-v accelerators
☆90Mar 26, 2023Updated 2 years ago
Alternatives and similar repositories for onnxruntime-riscv
Users that are interested in onnxruntime-riscv are comparing it to the libraries listed below
Sorting:
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆63Jun 27, 2025Updated 8 months ago
- Berkeley's Spatial Array Generator☆1,225Feb 27, 2026Updated last week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- RISC-V Zve32x Vector Coprocessor☆207Jan 22, 2026Updated last month
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- ☆82Feb 7, 2025Updated last year
- ☆15Apr 3, 2020Updated 5 years ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 6 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Jan 14, 2026Updated last month
- Robotic Application Processor☆25Jan 2, 2022Updated 4 years ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆99Feb 10, 2026Updated 3 weeks ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- Open, Modular, Deep Learning Accelerator☆332Apr 10, 2024Updated last year
- 关于移植模型至gemmini的文档☆33May 4, 2022Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆495Nov 27, 2025Updated 3 months ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆875Updated this week
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- ☆40Feb 28, 2020Updated 6 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- ☆90Oct 18, 2023Updated 2 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Aug 24, 2024Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- ☆22Feb 18, 2025Updated last year