ucb-bar / onnxruntime-riscv
Fork of upstream onnxruntime focused on supporting risc-v accelerators
☆83Updated last year
Alternatives and similar repositories for onnxruntime-riscv:
Users that are interested in onnxruntime-riscv are comparing it to the libraries listed below
- A matrix extension proposal for AI applications under RISC-V architecture☆128Updated last month
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆73Updated last week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆212Updated 2 years ago
- ☆29Updated 2 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆91Updated last year
- PyTorch model to RTL flow for low latency inference☆125Updated 11 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 weeks ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆55Updated 3 weeks ago
- ☆33Updated 8 months ago
- ☆42Updated 5 years ago
- ☆81Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆86Updated 5 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated last week
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆63Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆250Updated 9 months ago
- ☆90Updated this week
- ☆70Updated 4 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated this week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆184Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆104Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆94Updated last year
- RiVEC Bencmark Suite☆113Updated 3 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated this week
- Ventus GPGPU ISA Simulator Based on Spike☆42Updated 3 weeks ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago