Alternatives and similar repositories for srv32:

Users that are interested in srv32 are comparing it to the libraries listed below

• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆202Updated last month
• eisl-nctu / aquila
  Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
  ☆30Updated last year
• yutongshen / RISC-V-Emulator
  ☆30Updated 2 months ago
• yutongshen / RISC-V_SoC
  ☆35Updated last year
• accomdemy / accomdemy_rv32i
  伴伴學 RISC-V RV32I Architecture CPU
  ☆27Updated 2 years ago
• sysprog21 / semu
  A minimalist RISC-V system emulator capable of running Linux kernel
  ☆260Updated this week
• s094392 / riscv-bare-metal
  A RISC-V bare metal example
  ☆46Updated 2 years ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆229Updated 5 months ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆135Updated 5 years ago
• raster-gpu / raster-i
  A 3D FPGA GPU for real-time rasterization with a tile-based deferred rendering (TBDR) architecture, featuring transform & lighting (T&L),…
  ☆229Updated 3 months ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆144Updated 5 months ago
• gundambox / DIY_OpenMIPS
  實作《自己動手寫CPU》書上的程式碼
  ☆60Updated 6 years ago
• RinHizakura / riscv-emulator
  A project for learning RISC-V architecture purpose
  ☆24Updated last year
• riscv / riscv-CMOs
  ☆86Updated 2 years ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆92Updated last month
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆96Updated 3 years ago
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆60Updated 5 months ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆88Updated 2 months ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆247Updated 5 months ago
• sysprog21 / rv32emu
  Compact and Efficient RISC-V RV32I[MAFC] emulator
  ☆469Updated 3 weeks ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆224Updated 5 months ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆210Updated 4 years ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆141Updated 2 years ago
• riscvarchive / riscv-code-size-reduction
  ☆150Updated last year
• sysprog21 / rv32emu-legacy
  RISC-V RV32I[MA] emulator with ELF support
  ☆48Updated 4 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆114Updated 6 years ago
• rafaelcalcada / rvx
  RISC-V microcontroller IP core developed in Verilog
  ☆172Updated last week
• agra-uni-bremen / riscv-vp
  RISC-V Virtual Prototype
  ☆165Updated 4 months ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆150Updated 2 years ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆208Updated last week