Simple 3-stage pipeline RISC-V processor
☆149Feb 24, 2026Updated 4 months ago
Alternatives and similar repositories for srv32
Users that are interested in srv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Effective System Call Aggregation☆39Nov 3, 2022Updated 3 years ago
- Restoration of The Linux Scheduler Simulator (LinSched)☆18Aug 23, 2021Updated 4 years ago
- RISCV CPU implementation in SystemVerilog☆32Jul 10, 2026Updated last week
- Multitasking kernel for Arm/Thumb/AArch64 targets.☆48Dec 22, 2021Updated 4 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆254Feb 24, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- a bare metal example with a simple printf implementation for RPi Zero☆13Feb 4, 2021Updated 5 years ago
- C6 -- 600 行的 C 語言編譯器☆22Mar 23, 2022Updated 4 years ago
- A minimalist type 2 hypervisor using Linux Kernel Virtual Machine (KVM)☆203Apr 30, 2026Updated 2 months ago
- Compact and Efficient RISC-V RV32I[MAFC] emulator☆567Updated this week
- A project for learning RISC-V architecture purpose☆27Nov 9, 2023Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Build a minimal multi-tasking OS kernel for RISC-V from scratch☆502May 24, 2023Updated 3 years ago
- Minimal tool for measuring cost of mode switch☆15Jun 26, 2021Updated 5 years ago
- Implementation of a RISC-V CPU in Verilog.☆18Jun 27, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Traditional Chinese translation of "What Every Programmer Should Know About Memory"☆351Dec 24, 2025Updated 6 months ago
- Complementary Concurrency Programs for course "Linux Kernel Internals"☆436Mar 15, 2026Updated 4 months ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 2 months ago
- fork of prex.sourceforge.net, Prex is an open source, royalty-free, real-time operating system for embedded systems.☆15Updated this week
- RISC-V Zve32x Vector Coprocessor☆221Jan 22, 2026Updated 5 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆190Apr 4, 2026Updated 3 months ago
- RISC-V System on Chip Template☆163Updated this week
- A virtual wireless device driver for Linux☆247Apr 7, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 4 months ago
- A minimalist RISC-V system emulator capable of running Linux kernel with efficient event-driven scheduling☆307May 19, 2026Updated 2 months ago
- VeeR EL2 Core☆342Updated this week
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- A shabby implementation of Java virtual machine in C☆148Sep 6, 2022Updated 3 years ago
- ☆13May 5, 2023Updated 3 years ago
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆17Jun 24, 2021Updated 5 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆989Nov 15, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 32-bit Superscalar RISC-V CPU☆1,281Sep 18, 2021Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Lightweight and performant dynamic binary translation for RISC–V code on x86–64☆61Mar 29, 2021Updated 5 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- Hoddarla is an OS project in Golang targeting RISC-V 64-bit system.☆12Oct 28, 2021Updated 4 years ago
- A Linux XDP based load balancer☆13Jan 12, 2021Updated 5 years ago
- An efficient and portable Game Boy emulator☆37Jun 26, 2024Updated 2 years ago