Simple 3-stage pipeline RISC-V processor
☆146Feb 24, 2026Updated last week
Alternatives and similar repositories for srv32
Users that are interested in srv32 are comparing it to the libraries listed below
Sorting:
- Effective System Call Aggregation☆39Nov 3, 2022Updated 3 years ago
- Multitasking kernel for Arm/Thumb/AArch64 targets.☆48Dec 22, 2021Updated 4 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 5 months ago
- A simple superscalar out-of-order RISC-V microprocessor☆239Feb 24, 2025Updated last year
- Restoration of The Linux Scheduler Simulator (LinSched)☆18Aug 23, 2021Updated 4 years ago
- Minimal tool for measuring cost of mode switch☆15Jun 26, 2021Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- ☆13May 5, 2023Updated 2 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last week
- a bare metal example with a simple printf implementation for RPi Zero☆13Feb 4, 2021Updated 5 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 3 months ago
- RISC-V Zve32x Vector Coprocessor☆207Jan 22, 2026Updated last month
- C6 -- 600 行的 C 語言編譯器☆22Mar 23, 2022Updated 3 years ago
- Build a minimal multi-tasking OS kernel for RISC-V from scratch☆490May 24, 2023Updated 2 years ago
- RISC-V System on Chip Template☆160Aug 18, 2025Updated 6 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Nov 19, 2025Updated 3 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago
- Compact and Efficient RISC-V RV32I[MAFC] emulator☆539Feb 9, 2026Updated 3 weeks ago
- VeeR EL2 Core☆318Feb 23, 2026Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- A project for learning RISC-V architecture purpose☆26Nov 9, 2023Updated 2 years ago
- A minimalist type 2 hypervisor using Linux Kernel Virtual Machine (KVM)☆183Dec 26, 2024Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- Complementary Concurrency Programs for course "Linux Kernel Internals"☆423Apr 26, 2025Updated 10 months ago
- A shabby implementation of Java virtual machine in C☆148Sep 6, 2022Updated 3 years ago
- A virtual wireless device driver for Linux☆244Jan 29, 2026Updated last month
- SOFA (Software Orchestrated Flash Array) is a log-structured flash array management system☆41Jul 21, 2020Updated 5 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆225Aug 25, 2020Updated 5 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆488Updated this week
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- Description of a RISC-V architecture based on MIPS 3000☆13Apr 24, 2023Updated 2 years ago
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆15Jun 24, 2021Updated 4 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- Traditional Chinese translation of "What Every Programmer Should Know About Memory"☆335Dec 24, 2025Updated 2 months ago
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago