Simple 3-stage pipeline RISC-V processor
☆151Feb 24, 2026Updated 8 months ago
Alternatives and similar repositories for srv32
Users that are interested in srv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Effective System Call Aggregation☆39Nov 3, 2022Updated 3 years ago
- Restoration of The Linux Scheduler Simulator (LinSched)☆18Aug 23, 2021Updated 5 years ago
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- Multitasking kernel for Arm/Thumb/AArch64 targets.☆48Dec 22, 2021Updated 4 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆257Feb 24, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- a bare metal example with a simple printf implementation for RPi Zero☆13Feb 4, 2021Updated 5 years ago
- C6 -- 600 行的 C 語言編譯器☆22Mar 23, 2022Updated 4 years ago
- Compact and Efficient RISC-V RV32I[MAFC] emulator☆594Updated this week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 8 months ago
- A project for learning RISC-V architecture purpose☆26Nov 9, 2023Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated 2 years ago
- Traditional Chinese translation of "What Every Programmer Should Know About Memory"☆354Dec 24, 2025Updated 10 months ago
- A minimalist RISC-V system emulator capable of running Linux kernel with efficient event-driven scheduling☆313Aug 9, 2026Updated 2 months ago
- Minimal tool for measuring cost of mode switch☆14Jun 26, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Zve32x Vector Coprocessor☆224Jan 22, 2026Updated 9 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- A minimalist type 2 hypervisor using Linux Kernel Virtual Machine (KVM)☆204Apr 30, 2026Updated 6 months ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 6 months ago
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆17Jun 24, 2021Updated 5 years ago
- Build a minimal multi-tasking OS kernel for RISC-V from scratch☆511May 24, 2023Updated 3 years ago
- A shabby implementation of Java virtual machine in C☆146Sep 6, 2022Updated 4 years ago
- Complementary Concurrency Programs for course "Linux Kernel Internals"☆439Mar 15, 2026Updated 7 months ago
- fork of prex.sourceforge.net, Prex is an open source, royalty-free, real-time operating system for embedded systems.☆15Sep 4, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,324Sep 18, 2021Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 6 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆287Nov 6, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- RISC-V System on Chip Template☆162Aug 26, 2026Updated 2 months ago
- Enhanced version of rtenv: minimal real-time environment for ARM Cortex-M3☆26Mar 11, 2014Updated 12 years ago
- A virtual wireless device driver for Linux☆248Apr 7, 2026Updated 6 months ago
- 從 RISC-V 處理器到 UNIX 作業系統☆370Jul 3, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Implementation of a RISC-V CPU in Verilog.☆21Jun 27, 2026Updated 4 months ago
- Advanced Verification Methodologies for RISC-V and related IP☆10Jan 16, 2023Updated 3 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆165Dec 19, 2025Updated 10 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- VeeR EL2 Core☆349Updated this week
- Lightweight and performant dynamic binary translation for RISC–V code on x86–64☆62Mar 29, 2021Updated 5 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,142Updated this week