vlsiexcellence / Static-Timing-Analysis-Full-CourseLinks
Static Timing Analysis Full Course
☆61Updated 2 years ago
Alternatives and similar repositories for Static-Timing-Analysis-Full-Course
Users that are interested in Static-Timing-Analysis-Full-Course are comparing it to the libraries listed below
Sorting:
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆30Updated last month
- ☆166Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆89Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆50Updated 4 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- Design Verification Engineer interview preparation guide.☆38Updated 3 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆37Updated 3 months ago
- Structured UVM Course☆51Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- ☆49Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- This is the repository for the IEEE version of the book☆74Updated 5 years ago
- ☆13Updated 3 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- ☆13Updated 6 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆111Updated 2 years ago
- ☆43Updated 3 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆117Updated 3 weeks ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 9 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- General Purpose AXI Direct Memory Access☆60Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- This is a detailed SystemVerilog course☆123Updated 7 months ago