vlsiexcellence / Static-Timing-Analysis-Full-CourseLinks
Static Timing Analysis Full Course
☆63Updated 2 years ago
Alternatives and similar repositories for Static-Timing-Analysis-Full-Course
Users that are interested in Static-Timing-Analysis-Full-Course are comparing it to the libraries listed below
Sorting:
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆53Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆98Updated last year
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆38Updated 3 months ago
- ☆170Updated 3 years ago
- Asynchronous fifo in verilog☆37Updated 9 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- ☆52Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆75Updated 4 years ago
- Structured UVM Course☆54Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆56Updated 5 years ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- ☆43Updated 3 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆71Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆37Updated 3 years ago
- ☆15Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- This is the repository for the IEEE version of the book☆77Updated 5 years ago
- Design Verification Engineer interview preparation guide.☆41Updated 5 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆103Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆173Updated 3 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆125Updated 2 years ago
- ☆14Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆82Updated 3 years ago
- Architectural design of data router in verilog☆31Updated 5 years ago