vlsiexcellence / Static-Timing-Analysis-Full-CourseLinks
Static Timing Analysis Full Course
☆63Updated 3 years ago
Alternatives and similar repositories for Static-Timing-Analysis-Full-Course
Users that are interested in Static-Timing-Analysis-Full-Course are comparing it to the libraries listed below
Sorting:
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆67Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆56Updated 4 years ago
- Introductory course into static timing analysis (STA).☆99Updated 7 months ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- ☆175Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Updated 5 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆42Updated 5 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆103Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆76Updated 5 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆74Updated 3 years ago
- ☆55Updated 4 years ago
- Structured UVM Course☆58Updated 2 years ago
- Complete tutorial code.☆23Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Updated 3 years ago
- Examples and reference for System Verilog Assertions☆91Updated 8 years ago
- Repository gathering basic modules for CDC purpose☆58Updated 6 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Updated 2 years ago
- ☆41Updated 3 years ago
- This is the repository for the IEEE version of the book☆78Updated 5 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- Design Verification Engineer interview preparation guide.☆43Updated 6 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆41Updated 6 months ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆75Updated last week
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆48Updated 5 years ago
- ☆17Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆108Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Updated 3 years ago