Static Timing Analysis Full Course
☆78Jan 14, 2023Updated 3 years ago
Alternatives and similar repositories for Static-Timing-Analysis-Full-Course
Users that are interested in Static-Timing-Analysis-Full-Course are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Low Power VLSI Design Concepts & Interview Questions for Top Semiconductor MNCs☆12Jan 12, 2023Updated 3 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- Introductory course into static timing analysis (STA).☆116Jul 6, 2025Updated last year
- Verilog Fundamentals Explained for Beginners and Professionals☆21Jan 15, 2023Updated 3 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19Sep 6, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆21May 28, 2021Updated 5 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆16Feb 8, 2024Updated 2 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Tiny Tapeout project build tools + chip integration scripts☆37Updated this week
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆65Jul 9, 2021Updated 5 years ago
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 3 years ago
- This course explains the basics of Tcl scripting language, which is embedded in almost all EDA tools and can be used to automate many ope…☆21Jul 11, 2026Updated 3 months ago
- Motion Estimation implementation by using Verilog HDL☆14Jun 17, 2024Updated 2 years ago
- ☆11Feb 25, 2023Updated 3 years ago
- liberty parser (For parsing IC timing lib file)☆67Jul 24, 2023Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆178Aug 21, 2024Updated 2 years ago
- ☆422Apr 13, 2023Updated 3 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆14Mar 5, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Jul 12, 2023Updated 3 years ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- TinyTapeout-02 submission repository☆33Mar 27, 2024Updated 2 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆26May 8, 2025Updated last year
- Sociapol is a virtual gaming and socialization platform or Metaverse that closely resembles the real world. It enables users to develop t…☆65Nov 1, 2023Updated 3 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆186Oct 28, 2025Updated last year
- Schematic, Layout Design & Simulation in 180nm Technology☆24Nov 21, 2020Updated 5 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆30Nov 21, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Design Verification Engineer interview preparation guide.☆63Jul 20, 2025Updated last year
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 7 years ago
- A Bitcoin mining ASIC☆12Dec 2, 2022Updated 3 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆20Oct 4, 2022Updated 4 years ago
- 透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。☆19Oct 25, 2023Updated 3 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆54Sep 20, 2026Updated last month