Multimedia-Processing / Digital-Logic-Design
透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。
☆18Updated last year
Alternatives and similar repositories for Digital-Logic-Design:
Users that are interested in Digital-Logic-Design are comparing it to the libraries listed below
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆114Updated 7 months ago
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆29Updated 6 months ago
- IC Contest☆35Updated 2 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 6 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆14Updated 3 years ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆51Updated last year
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆176Updated 2 years ago
- 伴伴學 RISC-V RV32I Architecture CPU☆28Updated 2 years ago
- ☆35Updated last year
- ☆30Updated 2 months ago
- ☆33Updated 2 years ago
- Computer-Aided VLSI System Design☆18Updated 6 months ago
- ☆11Updated 3 years ago
- Simple 3-stage pipeline RISC-V processor☆139Updated 11 months ago
- Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring☆17Updated 6 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆12Updated 8 years ago
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆30Updated last year
- [NYCU 2021 Spring] Digital Circuits and Systems☆18Updated last year
- 實作《自己動手寫CPU》書上的程式碼☆60Updated 6 years ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南，含資源整理☆74Updated 2 weeks ago
- 本Project結合了碩士班上課的內容、書籍「CPU自制入門」、書籍「自己 動手寫CPU」來完成一個MIPS32架構的CPU。☆15Updated 3 years ago
- ☆15Updated 2 years ago
- A 3D FPGA GPU for real-time rasterization with a tile-based deferred rendering (TBDR) architecture, featuring transform & lighting (T&L),…☆230Updated 3 months ago
- grayscale conversion system and simple convolution system☆8Updated 3 years ago
- 交通大學iclab 2023 fall☆28Updated 6 months ago
- 紀錄一下自己寫過的所有Lab☆30Updated last year
- IC-contest 2012~2024☆16Updated 11 months ago
- ☆21Updated 3 months ago
- ☆12Updated 2 years ago
- C++ implementation for Sequence Pair fixed-outline chip floorplanner☆11Updated 2 years ago