Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
☆97Jan 27, 2024Updated 2 years ago
Alternatives and similar repositories for exAPS
Users that are interested in exAPS are comparing it to the libraries listed below
Sorting:
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆47Nov 7, 2025Updated 3 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Методические материалы курса "Практикум по ПЛИС"☆41Updated this week
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- ☆48Nov 9, 2021Updated 4 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 4 months ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆21Apr 11, 2025Updated 10 months ago
- SystemVerilog language-oriented exercises☆57Feb 17, 2026Updated 2 weeks ago
- ☆11Jul 12, 2023Updated 2 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆177Oct 28, 2025Updated 4 months ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆26Jul 31, 2023Updated 2 years ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆63Sep 15, 2023Updated 2 years ago
- The operating system practical course 2019☆26Dec 10, 2023Updated 2 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- human-in-the-loop HDL training tool☆42Feb 27, 2024Updated 2 years ago
- ☆25May 20, 2020Updated 5 years ago
- RISC-V to x86/64 instruction emulator written in C/C++☆10Jan 10, 2022Updated 4 years ago
- CPU microarchitecture, step by step☆187Jun 26, 2022Updated 3 years ago
- Примеры элементов фронтенда и бекенда компилятора на C++, Lemon и LLVM☆11Apr 24, 2017Updated 8 years ago
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- Homework and labs completed as part of education in ITMO university.☆11Mar 20, 2023Updated 2 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- A set of tutorial projects for creating a simple digital radio receiver based on the STM32G431KB microcontroller☆15Nov 12, 2021Updated 4 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated last year
- SystemVerilog language-oriented exercises☆143Feb 17, 2026Updated 2 weeks ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆17May 8, 2025Updated 9 months ago
- IA32-doc is a project which aims to put as many definitions from the Intel Manual into machine-processable format as possible☆18Apr 16, 2022Updated 3 years ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,186Feb 9, 2026Updated 3 weeks ago
- Шаблон для оформления ВКР бакалавра или магистерской диссертации в XeLaTeX.☆16Jul 27, 2025Updated 7 months ago
- ☆16May 31, 2021Updated 4 years ago
- An optimized sample code for SHA256 and SHA512 using C intrinsic☆20May 31, 2020Updated 5 years ago
- VCD file (Value Change Dump) command line viewer☆120Nov 9, 2025Updated 3 months ago