Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
☆98Jan 27, 2024Updated 2 years ago
Alternatives and similar repositories for exAPS
Users that are interested in exAPS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Методические материалы по разработке процессора архитектуры RISC-V☆324Updated this week
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆48Nov 7, 2025Updated 5 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Методические материалы курса "Практикум по ПЛИС"☆44Apr 3, 2026Updated last week
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆28Dec 5, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated last month
- ☆48Nov 9, 2021Updated 4 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- router guide in miet☆22Oct 5, 2025Updated 6 months ago
- SystemVerilog language-oriented exercises☆58Apr 2, 2026Updated last week
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆27Jul 31, 2023Updated 2 years ago
- ☆19Dec 20, 2025Updated 3 months ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 5 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Полезные ресурсы по тематике FPGA / ПЛИС☆180Oct 28, 2025Updated 5 months ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Static Timing Analysis Full Course☆65Jan 14, 2023Updated 3 years ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated last year
- CPU microarchitecture, step by step☆191Jun 26, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Телекоммуникационные устройста (ТКУ). Цикл лабораторных работ. 4 курс, 7 семестр ФРТК МФТИ.☆11Mar 2, 2021Updated 5 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- Medium Access Control layer of 802.15.4☆12Nov 14, 2014Updated 11 years ago
- Materials for students☆21Mar 2, 2026Updated last month
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,206Feb 9, 2026Updated 2 months ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆17May 8, 2025Updated 11 months ago
- A tool for modeling FSMs by VHDL or Verilog☆12Updated this week
- Учебные материалы Альянса RISC-V☆16Jun 30, 2025Updated 9 months ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 2 years ago
- RISC-V to x86/64 instruction emulator written in C/C++☆11Jan 10, 2022Updated 4 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- VCD file (Value Change Dump) command line viewer☆120Nov 9, 2025Updated 5 months ago
- ☆15Jun 27, 2024Updated last year