Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
☆101Jan 27, 2024Updated 2 years ago
Alternatives and similar repositories for exAPS
Users that are interested in exAPS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆52May 16, 2026Updated 2 months ago
- Методические материалы курса "Практикум по ПЛИС"☆49May 29, 2026Updated last month
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated last year
- ☆49Nov 9, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- router guide in miet☆23May 16, 2026Updated 2 months ago
- SystemVerilog language-oriented exercises☆60Jul 8, 2026Updated 2 weeks ago
- Репозиторий канала Verification For All☆15May 27, 2026Updated last month
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆24Mar 7, 2026Updated 4 months ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆28Jul 31, 2023Updated 2 years ago
- ☆18Dec 20, 2025Updated 7 months ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 8 months ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆181Oct 28, 2025Updated 8 months ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Jul 12, 2023Updated 3 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Static Timing Analysis Full Course☆74Jan 14, 2023Updated 3 years ago
- The operating system practical course 2019☆26Dec 10, 2023Updated 2 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated 2 years ago
- 🌊 Tool for RTL waveform (VCD/FST) inspection via CLI☆39Updated this week
- CPU microarchitecture, step by step☆191Jun 26, 2022Updated 4 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Sep 10, 2025Updated 10 months ago
- Medium Access Control layer of 802.15.4☆14Nov 14, 2014Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 4 years ago
- ☆25May 20, 2020Updated 6 years ago
- Архив для истории. Я больше не занимаюсь системой "Кумир" и не афиллирован с НИИСИ. Актуальный репозиторий - здесь: https://github.com/a-…☆13Apr 13, 2020Updated 6 years ago
- RISC-V to x86/64 instruction emulator written in C/C++☆11Jan 10, 2022Updated 4 years ago
- SystemVerilog language-oriented exercises☆171Jul 8, 2026Updated 2 weeks ago
- A set of tutorial projects for creating a simple digital radio receiver based on the STM32G431KB microcontroller☆18Nov 12, 2021Updated 4 years ago
- VCD file (Value Change Dump) command line viewer☆120Nov 9, 2025Updated 8 months ago
- ☆22Oct 16, 2018Updated 7 years ago
- Примеры элементов фронтенда и бекенда компилятора на C++, Lemon и LLVM☆11Apr 24, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- ☆17May 31, 2021Updated 5 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- SDK для работы с API Инвестиций☆67Sep 25, 2025Updated 9 months ago
- Example of how to get started with olofk/fusesoc.☆20Jul 25, 2021Updated 4 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago