Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
☆101Jan 27, 2024Updated 2 years ago
Alternatives and similar repositories for exAPS
Users that are interested in exAPS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Laboratory course on RISC-V Processor Development☆356Updated this week
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆54Sep 20, 2026Updated 3 weeks ago
- Методические материалы курса "Практикум по ПЛИС"☆50May 29, 2026Updated 4 months ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 3 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆32Dec 5, 2024Updated last year
- router guide in miet☆28May 16, 2026Updated 4 months ago
- Репозиторий канала Verification For All☆15Oct 4, 2026Updated last week
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆28Jul 31, 2023Updated 3 years ago
- ☆24Updated this week
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 11 months ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆185Oct 28, 2025Updated 11 months ago
- ☆11Jul 12, 2023Updated 3 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 3 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Static Timing Analysis Full Course☆76Jan 14, 2023Updated 3 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19Sep 6, 2026Updated last month
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆69Updated this week
- CPU microarchitecture, step by step☆199Jun 26, 2022Updated 4 years ago
- Телекоммуникационные устройста (ТКУ). Цикл лабораторных работ. 4 курс, 7 семестр ФРТК МФТИ.☆11Mar 2, 2021Updated 5 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated last month
- Materials for students☆24Sep 1, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Medium Access Control layer of 802.15.4☆15Nov 14, 2014Updated 11 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,246Apr 21, 2026Updated 5 months ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 6 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 3 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆20May 8, 2025Updated last year
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week
- FPGA exercise for beginners☆196Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V to x86/64 instruction emulator written in C/C++☆11Jan 10, 2022Updated 4 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- SystemVerilog language-oriented exercises☆192Jul 8, 2026Updated 3 months ago
- A set of tutorial projects for creating a simple digital radio receiver based on the STM32G431KB microcontroller☆18Nov 12, 2021Updated 4 years ago
- VCD file (Value Change Dump) command line viewer☆122Nov 9, 2025Updated 11 months ago
- ☆23Oct 16, 2018Updated 7 years ago
- Примеры элементов фронтенда и бекенда компилятора на C++, Lemon и LLVM☆11Apr 24, 2017Updated 9 years ago