Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
☆98Jan 27, 2024Updated 2 years ago
Alternatives and similar repositories for exAPS
Users that are interested in exAPS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- Методические материалы по разработке процессора архитектуры RISC-V☆313Mar 16, 2026Updated last week
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆47Nov 7, 2025Updated 4 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Методические материалы курса "Практикум по ПЛИС"☆45Mar 14, 2026Updated last week
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated 2 weeks ago
- ☆48Nov 9, 2021Updated 4 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- SystemVerilog language-oriented exercises☆57Updated this week
- router guide in miet☆22Oct 5, 2025Updated 5 months ago
- The operating system practical course 2019☆26Dec 10, 2023Updated 2 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆26Jul 31, 2023Updated 2 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 4 months ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆178Oct 28, 2025Updated 4 months ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Static Timing Analysis Full Course☆65Jan 14, 2023Updated 3 years ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- CPU microarchitecture, step by step☆187Jun 26, 2022Updated 3 years ago
- SystemVerilog language-oriented exercises☆148Updated this week
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- Materials for students☆20Mar 2, 2026Updated 3 weeks ago
- ☆25May 20, 2020Updated 5 years ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,191Feb 9, 2026Updated last month
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆17May 8, 2025Updated 10 months ago
- A tool for modeling FSMs by VHDL or Verilog☆12Updated this week
- Учебные материалы Альянса RISC-V☆16Jun 30, 2025Updated 8 months ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 2 years ago
- A set of tutorial projects for creating a simple digital radio receiver based on the STM32G431KB microcontroller☆15Nov 12, 2021Updated 4 years ago
- RISC-V to x86/64 instruction emulator written in C/C++☆11Jan 10, 2022Updated 4 years ago
- from https://sourceforge.net/projects/libquickmail/☆12Apr 16, 2020Updated 5 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆112Jun 27, 2019Updated 6 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago