Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
☆100Jan 27, 2024Updated 2 years ago
Alternatives and similar repositories for exAPS
Users that are interested in exAPS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Laboratory course on RISC-V Processor Development☆338Jun 24, 2026Updated last week
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆52May 16, 2026Updated last month
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated last year
- Методические материалы курса "Практикум по ПЛИС"☆48May 29, 2026Updated last month
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆24Mar 7, 2026Updated 3 months ago
- ☆49Nov 9, 2021Updated 4 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- router guide in miet☆23May 16, 2026Updated last month
- SystemVerilog language-oriented exercises☆60Apr 2, 2026Updated 3 months ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆28Jul 31, 2023Updated 2 years ago
- ☆18Dec 20, 2025Updated 6 months ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 8 months ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆181Oct 28, 2025Updated 8 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Static Timing Analysis Full Course☆71Jan 14, 2023Updated 3 years ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated 2 years ago
- CPU microarchitecture, step by step☆191Jun 26, 2022Updated 4 years ago
- Medium Access Control layer of 802.15.4☆14Nov 14, 2014Updated 11 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Materials for students☆22Mar 2, 2026Updated 4 months ago
- ☆25May 20, 2020Updated 6 years ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,218Apr 21, 2026Updated 2 months ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆19May 8, 2025Updated last year
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week
- Учебные материалы Альянса RISC-V☆16Jun 30, 2025Updated last year
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 3 years ago
- RISC-V to x86/64 instruction emulator written in C/C++☆11Jan 10, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- from https://sourceforge.net/projects/libquickmail/☆12Apr 16, 2020Updated 6 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- A set of tutorial projects for creating a simple digital radio receiver based on the STM32G431KB microcontroller☆18Nov 12, 2021Updated 4 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- VCD file (Value Change Dump) command line viewer☆120Nov 9, 2025Updated 7 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆985Nov 15, 2024Updated last year