Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)
☆101Jan 27, 2024Updated 2 years ago
Alternatives and similar repositories for exAPS
Users that are interested in exAPS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Laboratory course on RISC-V Processor Development☆360Updated this week
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆54Sep 20, 2026Updated last month
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 3 years ago
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Методические материалы курса "Практикум по ПЛИС"☆50May 29, 2026Updated 5 months ago
- ☆50Nov 9, 2021Updated 4 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆34Dec 5, 2024Updated last year
- router guide in miet☆28May 16, 2026Updated 5 months ago
- SystemVerilog language-oriented exercises☆77Jul 8, 2026Updated 3 months ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 3 years ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆67Sep 15, 2023Updated 3 years ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated last year
- ☆11Jul 12, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Полезные ресурсы по тематике FPGA / ПЛИС☆186Oct 28, 2025Updated last year
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Static Timing Analysis Full Course☆78Jan 14, 2023Updated 3 years ago
- Исходные коды к Цифровой синтез: RISC-V☆15Sep 9, 2024Updated 2 years ago
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆72Oct 22, 2026Updated last week
- The operating system practical course 2019☆27Dec 10, 2023Updated 2 years ago
- Examples, projects and free modules for Cyclone IV (Omdazz)☆10Apr 26, 2022Updated 4 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Materials for students☆24Oct 23, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Medium Access Control layer of 802.15.4☆15Nov 14, 2014Updated 11 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- ☆25May 20, 2020Updated 6 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 6 years ago
- Архив для истории. Я больше не занимаюсь системой "Кумир" и не афиллирован с НИИСИ. Актуальный репозиторий - здесь: https://github.com/a-…☆13Apr 13, 2020Updated 6 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 3 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 7 years ago
- A tool for modeling FSMs by VHDL or Verilog☆15Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V to x86/64 instruction emulator written in C/C++☆11Jan 10, 2022Updated 4 years ago
- ☆14Jun 29, 2026Updated 4 months ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Примеры элементов фронтенда и бекенда компилятора на C++, Lemon и LLVM☆11Apr 24, 2017Updated 9 years ago
- Простейшая VGA-видеокарта на Atmega168-20.☆10Apr 4, 2020Updated 6 years ago
- VCD file (Value Change Dump) command line viewer☆122Nov 9, 2025Updated 11 months ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago