TinyTapeout-02 submission repository
☆32Mar 27, 2024Updated 2 years ago
Alternatives and similar repositories for tinytapeout-02
Users that are interested in tinytapeout-02 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- ☆13Aug 12, 2022Updated 4 years ago
- Primary GIT Repository for the Zephyr Project☆13Updated this week
- Bulk scrape and download datasheets from various vendors (insult)☆14Aug 10, 2021Updated 5 years ago
- TinyTapeout-01 submission repo☆33Nov 28, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A tool for creating HDL-Schematics☆10Updated this week
- This repository contains all major projects completed as part of the EECS 4612: Digital VLSI Design course at York University. The projec…☆13Jul 12, 2025Updated last year
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- "Algorithms are not arbiters of objective truth and fairness simply because they're math." ― Zoe Quinn☆10Apr 29, 2020Updated 6 years ago
- Examples of assertions used in SystemVerilog. Made for udemy course by M. Ramdas☆10Sep 25, 2019Updated 7 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆18Mar 19, 2026Updated 7 months ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆14Jan 28, 2024Updated 2 years ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Tiny Tapeout 8☆16Jan 29, 2026Updated 9 months ago
- FPGA lab source archive · Verilog + Vivado · Arty S7-25 (Spartan-7)☆21Oct 16, 2026Updated 3 weeks ago
- Go package that checks if RSA keys are vulnerable to ROCA / CVE-2017-15361☆16Oct 23, 2017Updated 9 years ago
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆13Jul 8, 2019Updated 7 years ago
- Algorithm to simulate tomasulo algorithm. The algorithm shows step by step output.☆11Jul 20, 2019Updated 7 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Oct 28, 2026Updated last week
- A mixed-signal system on chip for nanopore-based DNA sequencing☆35Nov 30, 2022Updated 3 years ago
- A repository containing my research papers and code samples from the summer of 2020 during my research opportunity at UT Arlington.☆18Apr 22, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- something really useful: a party parrot over ssh☆58Nov 21, 2025Updated 11 months ago
- Static Timing Analysis Full Course☆78Jan 14, 2023Updated 3 years ago
- Nios II Vscode Extension☆10Sep 17, 2020Updated 6 years ago
- Implementation of BPSK QPSK ASK and FSK☆16Aug 7, 2020Updated 6 years ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated 2 years ago
- A 5-stage pipelined, rv32i core with branch prediction and hazard detection☆15Dec 11, 2025Updated 10 months ago
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago
- SystemVerilog Constraint Layering via Reusable Randomization Policy Classes Examples☆17Mar 8, 2015Updated 11 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- Little handy Numerically controlled oscillator (NCO) Verilog RTL☆15Feb 15, 2024Updated 2 years ago
- RISC-V Functional ISA Simulator☆20May 28, 2026Updated 5 months ago
- Sphere² Lamp – A lamp of 122 domes on a sphere, illuminated by individually controlled RGB LEDs. Using animated color effects, the lamp c…☆20Sep 21, 2022Updated 4 years ago
- A synthetic aperture radar processor written in Julia☆14Nov 1, 2024Updated 2 years ago
- A mono-spaced font family derived from character stroke coordinates from the Commodore 1520 plotter ROM☆22Apr 11, 2025Updated last year
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆24Aug 10, 2023Updated 3 years ago