A small RISC-V core (SystemVerilog)
☆33Aug 26, 2019Updated 6 years ago
Alternatives and similar repositories for nanoFOX
Users that are interested in nanoFOX are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆25May 20, 2020Updated 6 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- GDB interface utility for MIPS processors, including PIC32☆27Sep 20, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 学在吉大客户端☆13Jun 7, 2026Updated last week
- ☆15Nov 11, 2015Updated 10 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- Repository gathering basic modules for CDC purpose☆62Dec 31, 2019Updated 6 years ago
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 7 years ago
- Single-Cycle RISC-V Processor in systemverylog☆26Apr 23, 2019Updated 7 years ago
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 7 months ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆379Jul 12, 2017Updated 8 years ago
- ☆65Nov 9, 2021Updated 4 years ago
- Video digitizer add-on module for DE2-115 FPGA development board.☆13Apr 17, 2017Updated 9 years ago
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 2 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 3 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 8 months ago
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- ☆19Feb 23, 2021Updated 5 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆42Jun 14, 2018Updated 8 years ago
- Must-have verilog systemverilog modules☆39May 1, 2022Updated 4 years ago
- Linux kernel source tree☆14Jun 25, 2025Updated 11 months ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- CPU microarchitecture, step by step☆209Nov 1, 2020Updated 5 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- A library for standard containers and their associated algorithms.☆12Feb 28, 2025Updated last year
- Полезные ресурсы по тематике FPGA / ПЛИС☆180Oct 28, 2025Updated 7 months ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆20Apr 27, 2024Updated 2 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 6 years ago