A small RISC-V core (SystemVerilog)
☆33Aug 26, 2019Updated 6 years ago
Alternatives and similar repositories for nanoFOX
Users that are interested in nanoFOX are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆25May 20, 2020Updated 6 years ago
- Open source firmware for iCELink on iCESugar nano FPGA dev board.☆16Jul 3, 2022Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 9 years ago
- Single-Cycle RISC-V Processor in systemverylog☆26Apr 23, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 7 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 4 years ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- ☆15Nov 11, 2015Updated 10 years ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 8 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Updated this week
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆379Jul 12, 2017Updated 9 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- Video digitizer add-on module for DE2-115 FPGA development board.☆13Apr 17, 2017Updated 9 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- A dedicated graphical processor for ray tracing☆22Jun 7, 2021Updated 5 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 10 months ago
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- ☆19Feb 23, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An FPGA/STM32 based frequency counter with an Android user interface☆32Apr 9, 2016Updated 10 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆19Oct 11, 2019Updated 6 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- ABSTRACT: In this paper, a two-stage grid connected photovoltaic system present which consists of inverter and dc-dc converter (Boost con…☆11Sep 15, 2021Updated 4 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆43Jun 14, 2018Updated 8 years ago
- CPU microarchitecture, step by step☆210Nov 1, 2020Updated 5 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆20Apr 27, 2024Updated 2 years ago
- A library for standard containers and their associated algorithms.☆12Feb 28, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆11May 24, 2019Updated 7 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 7 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆182Oct 28, 2025Updated 8 months ago
- SPI core☆14Oct 25, 2019Updated 6 years ago
- Xilinx AXI VIP example of use☆44Apr 24, 2021Updated 5 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆51Mar 3, 2024Updated 2 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago