A small RISC-V core (SystemVerilog)
☆33Aug 26, 2019Updated 6 years ago
Alternatives and similar repositories for nanoFOX
Users that are interested in nanoFOX are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆25May 20, 2020Updated 6 years ago
- Open source firmware for iCELink on iCESugar nano FPGA dev board.☆16Jul 3, 2022Updated 4 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 9 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- GDB interface utility for MIPS processors, including PIC32☆27Sep 20, 2019Updated 6 years ago
- 学在吉大客户端☆17Jun 28, 2026Updated last week
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆62Dec 31, 2019Updated 6 years ago
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 7 years ago
- Single-Cycle RISC-V Processor in systemverylog☆26Apr 23, 2019Updated 7 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 4 years ago
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 8 months ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆379Jul 12, 2017Updated 8 years ago
- ☆65Nov 9, 2021Updated 4 years ago
- Video digitizer add-on module for DE2-115 FPGA development board.☆13Apr 17, 2017Updated 9 years ago
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 2 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- An FPGA/STM32 based frequency counter with an Android user interface☆32Apr 9, 2016Updated 10 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 9 months ago
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- ☆19Feb 23, 2021Updated 5 years ago
- A dedicated graphical processor for ray tracing☆22Jun 7, 2021Updated 5 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆18Oct 11, 2019Updated 6 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆43Jun 14, 2018Updated 8 years ago
- Must-have verilog systemverilog modules☆39May 1, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Linux kernel source tree☆14Jun 25, 2025Updated last year
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- ☆11May 24, 2019Updated 7 years ago
- CPU microarchitecture, step by step☆209Nov 1, 2020Updated 5 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- A library for standard containers and their associated algorithms.☆12Feb 28, 2025Updated last year
- Static Timing Analysis Full Course☆72Jan 14, 2023Updated 3 years ago