A small RISC-V core (SystemVerilog)
☆33Aug 26, 2019Updated 6 years ago
Alternatives and similar repositories for nanoFOX
Users that are interested in nanoFOX are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- Open source firmware for iCELink on iCESugar nano FPGA dev board.☆15Jul 3, 2022Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 8 years ago
- GDB interface utility for MIPS processors, including PIC32☆26Sep 20, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Repository gathering basic modules for CDC purpose☆60Dec 31, 2019Updated 6 years ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated last month
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 4 months ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- Lessons for learning 3D computer vision in BoofCV☆14Apr 21, 2019Updated 6 years ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 6 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Video digitizer add-on module for DE2-115 FPGA development board.☆13Apr 17, 2017Updated 8 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Jan 8, 2019Updated 7 years ago
- DUTH RISC-V Microprocessor☆25Dec 4, 2024Updated last year
- An FPGA/STM32 based frequency counter with an Android user interface☆30Apr 9, 2016Updated 9 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 6 months ago
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- ☆18Feb 23, 2021Updated 5 years ago
- A dedicated graphical processor for ray tracing☆22Jun 7, 2021Updated 4 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Jun 14, 2018Updated 7 years ago
- Must-have verilog systemverilog modules☆37May 1, 2022Updated 3 years ago
- Linux kernel source tree☆14Jun 25, 2025Updated 9 months ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 2 years ago
- CPU microarchitecture, step by step☆207Nov 1, 2020Updated 5 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- Static Timing Analysis Full Course☆65Jan 14, 2023Updated 3 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆178Oct 28, 2025Updated 4 months ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- SPI core☆14Oct 25, 2019Updated 6 years ago
- Oberon-07/11 compiler for x86-32 written by akron1☆11May 11, 2014Updated 11 years ago
- Xilinx AXI VIP example of use☆43Apr 24, 2021Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- Website for converting floating-point numbers to their binary representation (in hexadecimal)☆16Feb 8, 2025Updated last year
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 10 years ago