Dmitriy0111 / nanoFOXLinks
A small RISC-V core (SystemVerilog)
☆32Updated 5 years ago
Alternatives and similar repositories for nanoFOX
Users that are interested in nanoFOX are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 3 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Another tiny RISC-V implementation☆55Updated 3 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- FuseSoC standard core library☆139Updated last week
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Demo SoC for SiliconCompiler.☆59Updated last week
- Platform Level Interrupt Controller☆40Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 4 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆105Updated last year
- ☆70Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago