A small RISC-V core (SystemVerilog)
☆33Aug 26, 2019Updated 6 years ago
Alternatives and similar repositories for nanoFOX
Users that are interested in nanoFOX are comparing it to the libraries listed below
Sorting:
- An FPGA/STM32 based frequency counter with an Android user interface☆30Apr 9, 2016Updated 9 years ago
- Open source firmware for iCELink on iCESugar nano FPGA dev board.☆15Jul 3, 2022Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- Lessons for learning 3D computer vision in BoofCV☆14Apr 21, 2019Updated 6 years ago
- ZX Spectrum video signal to VGA converter☆16Apr 29, 2023Updated 2 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 4 months ago
- A dedicated graphical processor for ray tracing☆21Jun 7, 2021Updated 4 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated last week
- DUTH RISC-V Microprocessor☆24Dec 4, 2024Updated last year
- Verilog for the Bus Pirate Ultra FPGA☆26Dec 12, 2019Updated 6 years ago
- IDA Pro processor module for Altera Nios II Classic/Gen2 microprocessor architecture☆32Sep 26, 2023Updated 2 years ago
- Compiler for PDP-11, written in Python☆24Jan 18, 2024Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆58Dec 31, 2019Updated 6 years ago
- ☆22Mar 14, 2023Updated 2 years ago
- Core abstractions of the Real-Time Interrupt-driven Concurrency (RTIC) framework☆22Jul 9, 2023Updated 2 years ago
- Utility for plotting array data from MCU RAM☆28Nov 12, 2024Updated last year
- Single-Cycle RISC-V Processor in systemverylog☆25Apr 23, 2019Updated 6 years ago
- Monitoring and record(save) of data for Arduino and STM32☆27Feb 20, 2026Updated last week
- Universal Disassembler program for 8-bit microprocessors☆28Dec 4, 2025Updated 3 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 6 years ago
- A DIY, IMU-based skateboard activity tracker☆30Aug 1, 2021Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Jan 8, 2019Updated 7 years ago
- Connecting USB-VGA adapter to STM32☆31Jul 13, 2025Updated 7 months ago
- A lazy non-deterministic concatenative programming language☆55Aug 3, 2013Updated 12 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- Tiny wireless co-processor / programmer / debugger for ARM. Uses $3 WiFi module. Written in Rust.☆50Sep 7, 2025Updated 5 months ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 2 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆33Nov 23, 2020Updated 5 years ago
- VAGCANLOGGER - KW1281 & VW TP 2.0☆32Jan 5, 2014Updated 12 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- CPU microarchitecture, step by step☆207Nov 1, 2020Updated 5 years ago
- Must-have verilog systemverilog modules☆37May 1, 2022Updated 3 years ago
- MLP implemented in VHDL☆11Nov 6, 2023Updated 2 years ago
- libftdi1.4 Python3.6 (32 bit) binding for Windows + Adafruit FT232H control☆10Sep 28, 2017Updated 8 years ago