Fabmicro-LLC / Karnix_ASB-254Links
Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254
☆15Updated last year
Alternatives and similar repositories for Karnix_ASB-254
Users that are interested in Karnix_ASB-254 are comparing it to the libraries listed below
Sorting:
- FPGA based microcomputer sandbox for software and RTL experimentation☆57Updated this week
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆29Updated 5 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated 2 weeks ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- A pipelined RISC-V processor☆57Updated last year
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆41Updated 4 years ago
- ☆16Updated 3 weeks ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆18Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆24Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 3 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 10 months ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆60Updated 3 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆28Updated 3 years ago
- Very compact (8KB) embedded x86 BIOS for FPGA/emulators/386EX☆17Updated 3 years ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆47Updated last year