Fabmicro-LLC / Karnix_ASB-254
Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254
☆15Updated 11 months ago
Alternatives and similar repositories for Karnix_ASB-254
Users that are interested in Karnix_ASB-254 are comparing it to the libraries listed below
Sorting:
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆40Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- ☆15Updated last week
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆56Updated last week
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated last month
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 2 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆39Updated 2 weeks ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated this week
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆18Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆46Updated last year
- Wishbone interconnect utilities☆41Updated 3 months ago
- ☆21Updated 3 years ago
- A pipelined RISC-V processor☆55Updated last year
- RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card☆33Updated this week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆36Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆73Updated 10 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆29Updated 5 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Portable HyperRAM controller☆54Updated 5 months ago
- ☆15Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆91Updated 8 months ago
- ☆69Updated 8 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆52Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago