nrot / WaveGenLinks
☆11Updated 2 years ago
Alternatives and similar repositories for WaveGen
Users that are interested in WaveGen are comparing it to the libraries listed below
Sorting:
- Mastering FPGASIC Book☆18Updated 3 years ago
- human-in-the-loop HDL training tool☆38Updated last year
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆42Updated 2 weeks ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆13Updated 10 months ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆19Updated 7 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆11Updated last year
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- ☆48Updated 3 years ago
- sample VCD files☆37Updated last week
- Contains source code for sin/cos table verification using UVM☆20Updated 4 years ago
- ☆79Updated last year
- Nix flake for openXC7☆40Updated 3 months ago
- PicoRV☆44Updated 5 years ago
- Drawio => VHDL and Verilog☆56Updated last year
- FPGA exercise for beginners☆119Updated 3 weeks ago
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆47Updated 6 months ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated last month
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- Wishbone interconnect utilities☆41Updated 5 months ago
- assorted library of utility cores for amaranth HDL☆93Updated 10 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆95Updated last month
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated last week
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Naive Educational RISC V processor☆84Updated last month