nrot / WaveGenLinks
☆11Updated 2 years ago
Alternatives and similar repositories for WaveGen
Users that are interested in WaveGen are comparing it to the libraries listed below
Sorting:
- Mastering FPGASIC Book☆18Updated this week
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆13Updated last year
- Contains source code for sin/cos table verification using UVM☆20Updated 4 years ago
- human-in-the-loop HDL training tool☆38Updated last year
- sample VCD files☆39Updated last month
- ☆48Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆34Updated last year
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆44Updated 3 months ago
- ☆25Updated 5 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Example projects for Quokka FPGA toolkit☆37Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated 2 weeks ago
- A padring generator for ASICs☆25Updated 2 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆21Updated 10 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- ☆39Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆181Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 3 months ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Полезные ресурсы по тематике FPGA / ПЛИС☆171Updated 11 months ago
- FPGA exercise for beginners☆137Updated this week
- Board and connector definition files for nMigen☆30Updated 5 years ago