human-in-the-loop HDL training tool
☆44Feb 27, 2024Updated 2 years ago
Alternatives and similar repositories for hdlgadgets
Users that are interested in hdlgadgets are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated 3 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆18Aug 24, 2024Updated last year
- FPGA exercise for beginners☆171Jun 2, 2026Updated last week
- ☆49Nov 9, 2021Updated 4 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆30Dec 5, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆51May 16, 2026Updated 3 weeks ago
- FPGA exercise for beginners☆45Oct 13, 2025Updated 7 months ago
- ☆11Jul 12, 2023Updated 2 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆180Oct 28, 2025Updated 7 months ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Laboratory course on RISC-V Processor Development☆335May 19, 2026Updated 3 weeks ago
- SystemVerilog language-oriented exercises☆60Apr 2, 2026Updated 2 months ago
- ☆140Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Test Realtime FIR/IIR Filter using FMAC (Filter Math ACCcelerator). The FMAC unit is built around a fixed point multiplier and accumulato…☆13Nov 10, 2021Updated 4 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- **SCAM ALERT !!!!!!! ALPHABAY VE DARK WEB TURKİSH DOLANDIRICIDIR BU KONUYU AÇANLARDA KENDİLERİDİR UZAK DURUN** **BÜYÜK BİR DOLANDIRICIL…☆10Jul 14, 2023Updated 2 years ago
- ☆39Apr 3, 2026Updated 2 months ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆99Jan 27, 2024Updated 2 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 11, 2024Updated last year
- Project: Precise Measure of time delays in FPGA☆31Aug 3, 2017Updated 8 years ago
- Repository for keeping code from YouTube Tutorials☆11Sep 27, 2022Updated 3 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Static Timing Analysis Full Course☆68Jan 14, 2023Updated 3 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆54Mar 22, 2026Updated 2 months ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Examples for Gowin Tang Nano 4k FPGA-board.☆15Aug 13, 2022Updated 3 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Hardware generation library based on "Kernel IP" (KIP) cores: programmable execution kernels inferred from microarchitectural templates☆32Oct 22, 2025Updated 7 months ago
- ☆11Jun 11, 2018Updated 8 years ago
- Naive Educational RISC V processor☆95Oct 12, 2025Updated 8 months ago
- KiCad symbols and footprints created by myself or modified from KiCad library for my projects.☆20Jun 1, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month