human-in-the-loop HDL training tool
☆42Feb 27, 2024Updated 2 years ago
Alternatives and similar repositories for hdlgadgets
Users that are interested in hdlgadgets are comparing it to the libraries listed below
Sorting:
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆21Apr 11, 2025Updated 10 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- ☆10Nov 8, 2019Updated 6 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- ☆48Nov 9, 2021Updated 4 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 6 years ago
- FPGA exercise for beginners☆158Jan 19, 2026Updated last month
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated last year
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- ☆132Aug 14, 2025Updated 6 months ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆47Nov 7, 2025Updated 3 months ago
- FPGA exercise for beginners☆43Oct 13, 2025Updated 4 months ago
- Методические материалы по разработке процессора архитектуры RISC-V☆309Updated this week
- Полезные ресурсы по тематике FPGA / ПЛИС☆177Oct 28, 2025Updated 4 months ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- Use the browser Audio api to play mp3 files in node☆18Mar 4, 2018Updated 7 years ago
- Open Source over the ear headphones designed by Taylor from Reboot.love☆18Feb 11, 2022Updated 4 years ago
- SystemVerilog language-oriented exercises☆57Feb 17, 2026Updated 2 weeks ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 2 years ago
- Node/V8 native bindings guide☆50Sep 21, 2014Updated 11 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- How to create and use event emitter interface on Node.js add-ons☆21Apr 10, 2018Updated 7 years ago
- Examples of common device drivers for different MCUs (STM8, STM32) with separate bare metal hardware abstraction layers.☆21Jan 13, 2021Updated 5 years ago
- Методические материалы курса "Практикум по ПЛИС"☆41Updated this week
- Procedural music editor☆22Jan 10, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Jun 24, 2024Updated last year
- Static Timing Analysis Full Course☆64Jan 14, 2023Updated 3 years ago
- Components for State Machines, using Generator Functions☆34Jan 1, 2023Updated 3 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- UPduino☆28Mar 30, 2020Updated 5 years ago
- Hardware generation library based on "Kernel IP" (KIP) cores: programmable execution kernels inferred from microarchitectural templates☆32Oct 22, 2025Updated 4 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- ☆12Aug 12, 2022Updated 3 years ago