human-in-the-loop HDL training tool
☆44Feb 27, 2024Updated 2 years ago
Alternatives and similar repositories for hdlgadgets
Users that are interested in hdlgadgets are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆25Mar 7, 2026Updated 7 months ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19Sep 6, 2026Updated last month
- ☆50Nov 9, 2021Updated 4 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- FPGA exercise for beginners☆196Updated this week
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆54Sep 20, 2026Updated 3 weeks ago
- Laboratory course on RISC-V Processor Development☆356Updated this week
- FPGA exercise for beginners☆48Updated this week
- ☆11Jul 12, 2023Updated 3 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆185Oct 28, 2025Updated 11 months ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- SystemVerilog language-oriented exercises☆71Jul 8, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆32Dec 5, 2024Updated last year
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- Test Realtime FIR/IIR Filter using FMAC (Filter Math ACCcelerator). The FMAC unit is built around a fixed point multiplier and accumulato…☆14Nov 10, 2021Updated 4 years ago
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- ☆44Jun 8, 2026Updated 4 months ago
- Examples, projects and free modules for Cyclone IV (Omdazz)☆17Jul 29, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Audio filtering with pyfda and cocotb☆13Sep 24, 2020Updated 6 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last month
- Репозиторий канала Verification For All☆15Oct 4, 2026Updated last week
- Project: Precise Measure of time delays in FPGA☆33Aug 3, 2017Updated 9 years ago
- ☆164Jun 8, 2026Updated 4 months ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Repository for keeping code from YouTube Tutorials☆11Sep 27, 2022Updated 4 years ago
- Static Timing Analysis Full Course☆76Jan 14, 2023Updated 3 years ago
- Hardware generation library based on "Kernel IP" (KIP) cores: programmable execution kernels inferred from microarchitectural templates☆33Sep 24, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Методические материалы курса "Практикум по ПЛИС"☆50May 29, 2026Updated 4 months ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago
- ☆13Aug 12, 2022Updated 4 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆57Aug 1, 2026Updated 2 months ago
- **SCAM ALERT !!!!!!! ALPHABAY VE DARK WEB TURKİSH DOLANDIRICIDIR BU KONUYU AÇANLARDA KENDİLERİDİR UZAK DURUN** **BÜYÜK BİR DOLANDIRICIL…☆10Jul 14, 2023Updated 3 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- ☆10Nov 8, 2019Updated 6 years ago