shariethernet / Physical-Design-with-OpenLANE-using-SKY130-PDKView external linksLinks
This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In this project, a PicoRV32a SoC is taken and then the RTL to GDSII Flow is implemented with Openlane using Skywater130nm PDK. Custom-designed standard cells with Sky130 PDK are also used in the flow. Timing Optimis…
☆57Jul 9, 2021Updated 4 years ago
Alternatives and similar repositories for Physical-Design-with-OpenLANE-using-SKY130-PDK
Users that are interested in Physical-Design-with-OpenLANE-using-SKY130-PDK are comparing it to the libraries listed below
Sorting:
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Feb 22, 2022Updated 3 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Jul 5, 2021Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆75Sep 17, 2022Updated 3 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 4 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 2 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Jan 4, 2022Updated 4 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆37Mar 22, 2019Updated 6 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Nov 26, 2020Updated 5 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- ☆21Sep 26, 2025Updated 4 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆126May 14, 2022Updated 3 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- From Pytorch model to C++ for Vitis HLS☆20Updated this week
- SLiCAP Version 3 is entirely in python☆28Jan 4, 2026Updated last month
- Static Timing Analysis Full Course☆64Jan 14, 2023Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- ☆15Apr 30, 2021Updated 4 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆15Sep 12, 2023Updated 2 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆18Apr 20, 2019Updated 6 years ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆121Nov 23, 2020Updated 5 years ago
- PROTON - A Python Framework for Physics-Based Electromigration Assessment on Contemporary VLSI Power Grids☆18Sep 10, 2024Updated last year
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 6 months ago
- RTL Design and Verification☆18Jan 4, 2021Updated 5 years ago
- Testbenches for HDL projects☆22Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆390Feb 10, 2026Updated last week
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆20Jul 29, 2014Updated 11 years ago
- Mirror of tachyon-da cvc Verilog simulator☆48Jul 16, 2023Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆84Aug 7, 2022Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82May 2, 2021Updated 4 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆24May 2, 2025Updated 9 months ago