shariethernet / Physical-Design-with-OpenLANE-using-SKY130-PDKLinks
This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In this project, a PicoRV32a SoC is taken and then the RTL to GDSII Flow is implemented with Openlane using Skywater130nm PDK. Custom-designed standard cells with Sky130 PDK are also used in the flow. Timing Optimis…
☆48Updated 4 years ago
Alternatives and similar repositories for Physical-Design-with-OpenLANE-using-SKY130-PDK
Users that are interested in Physical-Design-with-OpenLANE-using-SKY130-PDK are comparing it to the libraries listed below
Sorting:
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 2 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆40Updated 3 years ago
- ☆41Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- Static Timing Analysis Full Course☆59Updated 2 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆65Updated 8 years ago
- Introductory course into static timing analysis (STA).☆96Updated last month
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆72Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆62Updated last year
- General Purpose AXI Direct Memory Access☆57Updated last year
- ☆12Updated 4 months ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated 2 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆59Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆132Updated last week
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated last year
- ☆13Updated 2 years ago
- ideas and eda software for vlsi design☆50Updated last week
- ☆17Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆71Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆46Updated last year
- SystemVerilog RTL Linter for YoSys☆21Updated 9 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆21Updated 3 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago