shariethernet / Physical-Design-with-OpenLANE-using-SKY130-PDK
This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In this project, a PicoRV32a SoC is taken and then the RTL to GDSII Flow is implemented with Openlane using Skywater130nm PDK. Custom-designed standard cells with Sky130 PDK are also used in the flow. Timing Optimis…
☆44Updated 3 years ago
Alternatives and similar repositories for Physical-Design-with-OpenLANE-using-SKY130-PDK:
Users that are interested in Physical-Design-with-OpenLANE-using-SKY130-PDK are comparing it to the libraries listed below
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆55Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- ☆40Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆65Updated this week
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- ☆12Updated last month
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆48Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆38Updated 3 years ago
- ☆14Updated last year
- SystemVerilog RTL Linter for YoSys☆20Updated 4 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆59Updated last year
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- Introductory course into static timing analysis (STA).☆88Updated 4 months ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 3 years ago
- Complete tutorial code.☆17Updated 10 months ago
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Static Timing Analysis Full Course☆51Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆60Updated this week
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- ☆16Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆10Updated 7 months ago
- Python Tool for UVM Testbench Generation☆51Updated 10 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆25Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago