shariethernet / Physical-Design-with-OpenLANE-using-SKY130-PDKLinks
This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In this project, a PicoRV32a SoC is taken and then the RTL to GDSII Flow is implemented with Openlane using Skywater130nm PDK. Custom-designed standard cells with Sky130 PDK are also used in the flow. Timing Optimis…
☆46Updated 4 years ago
Alternatives and similar repositories for Physical-Design-with-OpenLANE-using-SKY130-PDK
Users that are interested in Physical-Design-with-OpenLANE-using-SKY130-PDK are comparing it to the libraries listed below
Sorting:
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 2 years ago
- ☆41Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆71Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆69Updated last year
- This repo is created to include illustrative examples on object oriented design pattern in SV☆59Updated 2 years ago
- Static Timing Analysis Full Course☆57Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆61Updated last year
- Python Tool for UVM Testbench Generation☆53Updated last year
- General Purpose AXI Direct Memory Access☆55Updated last year
- Introductory course into static timing analysis (STA).☆96Updated 3 weeks ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- ☆17Updated 2 years ago
- ☆12Updated 4 months ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Complete tutorial code.☆21Updated last year
- SystemVerilog RTL Linter for YoSys☆21Updated 8 months ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆126Updated last week
- Design Verification Engineer interview preparation guide.☆24Updated 2 weeks ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆67Updated 4 years ago