list of links to resources related to functional verification
☆12Sep 10, 2023Updated 2 years ago
Alternatives and similar repositories for awesome-functional-verification
Users that are interested in awesome-functional-verification are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- Physics laboratory assignments☆10Oct 5, 2024Updated last year
- Short reference for GraphVIZ usage☆12Nov 12, 2021Updated 4 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog language-oriented exercises☆57Mar 18, 2026Updated last week
- TCL scripts for FPGA (Xilinx)☆35Jul 5, 2022Updated 3 years ago
- ☆12Jun 4, 2018Updated 7 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- [Script and Docker 🐳] OpenConnect (Cisco AnyConnect) VPN Server (OCServ) script one key easy configurator and installer☆14May 18, 2023Updated 2 years ago
- Goods for the RightJS framework☆28Mar 15, 2012Updated 14 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- Lua for Microchip PIC32 processors.☆19May 3, 2015Updated 10 years ago
- A middleware for FastAPI that allows you to create mock endpoints quickly and easily.☆17Apr 24, 2025Updated 11 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is the wiki and issue tracker for the Openscad Module Registry☆17Apr 24, 2018Updated 7 years ago
- Mad intensive course from Moscow campus of intra42☆11Jul 3, 2022Updated 3 years ago
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- Explore Fibonacci, Galois, and State Space Linear Feedback Shift Register (LFSR) sequence generators☆12Dec 29, 2020Updated 5 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆53Oct 28, 2024Updated last year
- ☆14Aug 31, 2015Updated 10 years ago
- Regular expressions based on Rob Pike Plan9 regexp9. Forked from https://github.com/attractivechaos/benchmarks/tree/master/reb/regexp9☆15Feb 5, 2022Updated 4 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆14Jan 27, 2016Updated 10 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Static Timing Analysis Full Course☆65Jan 14, 2023Updated 3 years ago
- ☆30Oct 24, 2016Updated 9 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆222Oct 28, 2025Updated 4 months ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Oct 15, 2016Updated 9 years ago
- Template for Xilinx Vivado projects☆10Nov 15, 2024Updated last year
- ☆14Jun 24, 2022Updated 3 years ago
- Материалы по курсу Углубленное изучение языка С (фа культатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- Reverse videos (using FFmpeg)☆15Jan 19, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆45Oct 4, 2023Updated 2 years ago
- A package manager for OpenSCAD powered by RubyGems☆18Mar 30, 2024Updated last year
- Date helper library☆12Dec 1, 2019Updated 6 years ago
- Automated measurement of crystal parameters using a vector network analyser☆13Jun 17, 2020Updated 5 years ago
- Emacs Verilog Tree-sitter Major-mode☆12Feb 25, 2026Updated last month
- My Emacs settings☆18Feb 17, 2026Updated last month
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated 2 weeks ago