Alternatives and similar repositories for awesome-functional-verification

Users that are interested in awesome-functional-verification are comparing it to the libraries listed below

• pytec8800 / pint_iverilog

  View on GitHub
  Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.
  ☆13Nov 15, 2021Updated 4 years ago
• miet-mpsu-dsp / labs

  View on GitHub
  Лабораторные работы по ЦОС (python)
  ☆10Apr 28, 2025Updated 9 months ago
• futherus / mipt_lab

  View on GitHub
  Physics laboratory assignments
  ☆10Oct 5, 2024Updated last year
• FMMT666 / PIC32Lua

  View on GitHub
  Lua for Microchip PIC32 processors.
  ☆19May 3, 2015Updated 10 years ago
• chipdesignschool / systemverilog-homework

  View on GitHub
  SystemVerilog language-oriented exercises
  ☆57Jan 30, 2026Updated 2 weeks ago
• JanisE / video-reverse

  View on GitHub
  Reverse videos (using FFmpeg)
  ☆15Jan 19, 2023Updated 3 years ago
• starwaredesign / vivado-project-template

  View on GitHub
  Template for Xilinx Vivado projects
  ☆10Nov 15, 2024Updated last year
• markagold1 / LFSR-LAB

  View on GitHub
  Explore Fibonacci, Galois, and State Space Linear Feedback Shift Register (LFSR) sequence generators
  ☆13Dec 29, 2020Updated 5 years ago
• marmolejo / ao486

  View on GitHub
  The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.
  ☆12Jan 27, 2016Updated 10 years ago
• Battosai42 / amcp

  View on GitHub
  Automated measurement of crystal parameters using a vector network analyser
  ☆13Jun 17, 2020Updated 5 years ago
• Ramtiiin / ocserv

  View on GitHub
  [Script and Docker 🐳] OpenConnect (Cisco AnyConnect) VPN Server (OCServ) script one key easy configurator and installer
  ☆15May 18, 2023Updated 2 years ago
• rightjs / rightjs-plugins

  View on GitHub
  Goods for the RightJS framework
  ☆28Mar 15, 2012Updated 13 years ago
• gmlarumbe / verilog-ts-mode

  View on GitHub
  Emacs Verilog Tree-sitter Major-mode
  ☆11Oct 9, 2025Updated 4 months ago
• fshmidt / School21-Golang-Piscine

  View on GitHub
  Mad intensive course from Moscow campus of intra42
  ☆11Jul 3, 2022Updated 3 years ago
• kimianoorbakhsh / Verilog-Matrix-Multiplier

  View on GitHub
  Final Project for Digital Systems Design Course, Fall 2020
  ☆17Jul 20, 2022Updated 3 years ago
• Anjali-287 / Synchronous-FIFO-UVM-TB

  View on GitHub
  UVM Testbench for synchronus fifo
  ☆19Aug 28, 2020Updated 5 years ago
• RobertFach / Openscad-Modules

  View on GitHub
  This is the wiki and issue tracker for the Openscad Module Registry
  ☆17Apr 24, 2018Updated 7 years ago
• pepijndevos / 74xx-liberty

  View on GitHub
  ☆13Jun 24, 2022Updated 3 years ago
• MPSU / PCU-Verilog-labs

  View on GitHub
  Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"
  ☆12Sep 4, 2023Updated 2 years ago
• MIPS / meos

  View on GitHub
  ☆12Jun 4, 2018Updated 7 years ago
• bcroy / HSP_wordbirth

  View on GitHub
  ☆14Aug 31, 2015Updated 10 years ago
• SergeyBalabaev / Elective-C-Programming-Language

  View on GitHub
  Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ
  ☆12Feb 4, 2025Updated last year
• tylov / regexp9

  View on GitHub
  Regular expressions based on Rob Pike Plan9 regexp9. Forked from https://github.com/attractivechaos/benchmarks/tree/master/reb/regexp9
  ☆14Feb 5, 2022Updated 4 years ago
• vlsiexcellence / Static-Timing-Analysis-Full-Course

  View on GitHub
  Static Timing Analysis Full Course
  ☆63Jan 14, 2023Updated 3 years ago
• valptek / v586

  View on GitHub
  586 compatible soft core for FPGA in verilog with AXI4 interface
  ☆15Oct 15, 2016Updated 9 years ago
• futherus / dumpy

  View on GitHub
  Short reference for GraphVIZ usage
  ☆12Nov 12, 2021Updated 4 years ago
• lostapathy / scad_bundler

  View on GitHub
  A package manager for OpenSCAD powered by RubyGems
  ☆17Mar 30, 2024Updated last year
• dantetemplar / fastapi-mock

  View on GitHub
  A middleware for FastAPI that allows you to create mock endpoints quickly and easily.
  ☆17Apr 24, 2025Updated 9 months ago
• guyellis / nth-day

  View on GitHub
  Date helper library
  ☆12Dec 1, 2019Updated 6 years ago
• dholm / dotemacs

  View on GitHub
  My Emacs settings
  ☆18Oct 4, 2023Updated 2 years ago
• reybits / simple-viewer-gl

  View on GitHub
  Simple Viewer GL is a simple and tiny image viewer based on OpenGL.
  ☆25Jan 18, 2026Updated 3 weeks ago
• MPSU / MIRISCV

  View on GitHub
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆23Dec 5, 2024Updated last year
• antmicro / verilator

  View on GitHub
  Verilator open-source SystemVerilog simulator and lint system
  ☆22Updated this week
• fransschreuder / DeEmbed

  View on GitHub
  Read TouchStone files (S-Parameters) and plot them. Also calibrate them using Short-Open-Load / Through-Isolation calibration files
  ☆18Apr 6, 2017Updated 8 years ago
• mixaildudin / reduplicator

  View on GitHub
  Лексический редупликатор слов русского языка
  ☆17Dec 30, 2022Updated 3 years ago
• serge0699 / synth_school_verif_tasks

  View on GitHub
  Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
  ☆21Apr 11, 2025Updated 10 months ago
• montedalrymple / yrv

  View on GitHub
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆19Jul 29, 2021Updated 4 years ago
• twlostow / urv-core

  View on GitHub
  uRV RISC-V core
  ☆19Sep 29, 2015Updated 10 years ago
• scale-lab / PVTsensors

  View on GitHub
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆24May 8, 2020Updated 5 years ago