radigast / awesome-functional-verificationLinks
list of links to resources related to functional verification
☆11Updated 2 years ago
Alternatives and similar repositories for awesome-functional-verification
Users that are interested in awesome-functional-verification are comparing it to the libraries listed below
Sorting:
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆43Updated 2 months ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆169Updated 11 months ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Updated 5 months ago
- SystemVerilog language-oriented exercises☆116Updated 3 months ago
- SystemVerilog language-oriented exercises☆49Updated 3 months ago
- Static Timing Analysis Full Course☆60Updated 2 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆20Updated 10 months ago
- CPU microarchitecture, step by step☆181Updated 3 years ago
- ☆48Updated 3 years ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆60Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- ☆166Updated 3 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆13Updated last year
- ☆25Updated last year
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- ☆15Updated 2 years ago
- FPGA exercise for beginners☆129Updated this week
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆95Updated last year
- FPGA exercise for beginners☆37Updated last week
- open-source Ethenet media access controller for Ariane on Genesys-2☆19Updated 6 years ago
- AHB3-Lite Interconnect☆93Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆23Updated 8 months ago
- Introductory course into static timing analysis (STA).☆97Updated 3 months ago
- Contains source code for sin/cos table verification using UVM☆20Updated 4 years ago
- human-in-the-loop HDL training tool☆38Updated last year
- open-source SDKs for the SCR1 core☆75Updated 10 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆110Updated last year
- ☆98Updated last year
- ☆208Updated 7 months ago