esynr3z / adc-evalLinks
ð Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC
â23Updated 2 years ago
Alternatives and similar repositories for adc-eval
Users that are interested in adc-eval are comparing it to the libraries listed below
Sorting:
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Componentsâ46Updated 4 years ago
- Time to Digital Converter (TDC)â35Updated 4 years ago
- A current mode buck converter on the SKY130 PDKâ34Updated 4 years ago
- LMAC Core1 - Ethernet 1G/100M/10Mâ19Updated 2 years ago
- cryptography ip-cores in vhdl / verilogâ41Updated 4 years ago
- Small footprint and configurable JESD204B coreâ49Updated last month
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boardsâ46Updated this week
- general-coresâ21Updated 4 months ago
- submission repository for efabless mpw6 shuttleâ30Updated last year
- Efabless mpw7 submissionâ13Updated last year
- A padring generator for ASICsâ25Updated 2 years ago
- SAR ADC on tiny tapeoutâ43Updated 10 months ago
- Drawio => VHDL and Verilogâ61Updated 2 years ago
- A flexible and scalable development platform for modern FPGA projects.â38Updated 3 weeks ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130â11Updated last week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabledâ66Updated this week
- â30Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 Ξm BiCMOS processâ18Updated 8 months ago
- A mixed-signal system on chip for nanopore-based DNA sequencingâ37Updated 3 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.â38Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.â39Updated 4 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory modelâ25Updated 5 months ago
- Extensible FPGA control platformâ61Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.â23Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sourcesâ40Updated this week
- Online viewer of Xschem schematic filesâ27Updated last year
- Generate symbols from HDL components/modulesâ21Updated 2 years ago
- Python script to transform a VCD file to wavedrom formatâ82Updated 3 years ago
- â14Updated 2 years ago
- Contains source code for sin/cos table verification using UVMâ21Updated 4 years ago