📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC
☆23Jun 26, 2023Updated 3 years ago
Alternatives and similar repositories for adc-eval
Users that are interested in adc-eval are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ☆23Sep 28, 2026Updated last month
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆50May 20, 2021Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆13Updated this week
- A C++ -based STIL parser.☆12Apr 29, 2021Updated 5 years ago
- Circuit Release for Analog Test Cases from UW IDEA project☆10Sep 14, 2022Updated 4 years ago
- BaseJump Open-Source Hardware Accelerator Packages and Sockets☆12Jul 7, 2025Updated last year
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Zero Board Computer semihosting device reference implementation☆11Jun 13, 2026Updated 4 months ago
- Control and Status Register map generator for HDL projects☆149May 24, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆31Feb 24, 2026Updated 8 months ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆35Nov 30, 2022Updated 3 years ago
- ☆10Nov 2, 2023Updated 3 years ago
- Fault Injection Automatic Test Equipment☆18Nov 22, 2021Updated 4 years ago
- Documentation for Allwinner SoCs☆25Nov 16, 2024Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆16Sep 3, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CSI to FDP link serializer board based on the Texas instruments DS90UB953 up to 2.3MP/60fps. Power over coax implementation at 24V cable …☆11Oct 19, 2023Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- Interchange formats for chip design.☆40Feb 15, 2026Updated 8 months ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆20Sep 26, 2024Updated 2 years ago
- ☆16Jan 8, 2022Updated 4 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- NAND Controller, targeting ONFI and non-compliant flash☆14Jun 29, 2026Updated 4 months ago
- For mosbius.org website☆36Oct 11, 2026Updated 3 weeks ago
- Lcapy is a Python package for symbolic linear circuit analysis and signal processing. It uses SymPy for symbolic mathematics.☆306Aug 16, 2026Updated 2 months ago
- Standard and Curated cores, tested and working.☆12Dec 29, 2022Updated 3 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- Helper scripts used for preparing thermal of solid objects with FreeCad (mechanical editor), CalculiX (FEM solver) and Blender (3D render…☆17Jan 15, 2026Updated 9 months ago