esynr3z / adc-eval
ð Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC
â19Updated last year
Alternatives and similar repositories for adc-eval:
Users that are interested in adc-eval are comparing it to the libraries listed below
- submission repository for efabless mpw6 shuttleâ30Updated last year
- A current mode buck converter on the SKY130 PDKâ27Updated 3 years ago
- Efabless mpw7 submissionâ13Updated 10 months ago
- â30Updated 4 years ago
- Generate symbols from HDL components/modulesâ21Updated 2 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nmâ18Updated last year
- SAR ADC on tiny tapeoutâ39Updated last month
- 12 bit SAR ADC for TinyTapeout 7â12Updated 9 months ago
- cryptography ip-cores in vhdl / verilogâ40Updated 4 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.â36Updated 3 years ago
- Online viewer of Xschem schematic filesâ22Updated 3 months ago
- A Python package for generating HDL wrappers and top modules for HDL sourcesâ32Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boardsâ43Updated this week
- A padring generator for ASICsâ25Updated last year
- Triple Modular Redundancyâ25Updated 5 years ago
- An open-source HDL register code generator fast enough to run in real time.â58Updated this week
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130â4Updated 4 months ago
- Small footprint and configurable JESD204B coreâ41Updated 2 months ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online IâĶâ19Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttlesâ35Updated 2 years ago
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loopâ13Updated last month
- â13Updated last year
- Flip flop setup, hold & metastability explorer toolâ34Updated 2 years ago
- Contains source code for sin/cos table verification using UVMâ20Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 Ξm BiCMOS processâ16Updated last week
- Fabric generator and CAD tools graphical frontendâ12Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.â22Updated last year
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspiceâ13Updated 11 months ago
- â41Updated last year
- 12 bit SAR ADC IP in Skywater 130 nm PDKâ15Updated 9 months ago