esynr3z / adc-evalLinks
📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC
☆20Updated last year
Alternatives and similar repositories for adc-eval
Users that are interested in adc-eval are comparing it to the libraries listed below
Sorting:
- ☆30Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆7Updated last month
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆71Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- Efabless mpw7 submission☆13Updated last year
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 4 months ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆28Updated 5 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆17Updated 2 years ago
- SAR ADC on tiny tapeout☆42Updated 4 months ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Library of reusable VHDL components☆28Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated last week
- Triple Modular Redundancy☆27Updated 5 years ago
- Online viewer of Xschem schematic files☆26Updated 6 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A collection of Opal Kelly provided design resources☆16Updated 3 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 3 years ago