esynr3z / adc-eval
📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC
☆19Updated last year
Alternatives and similar repositories for adc-eval:
Users that are interested in adc-eval are comparing it to the libraries listed below
- ☆30Updated 4 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆16Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- A padring generator for ASICs☆25Updated last year
- Generate symbols from HDL components/modules☆20Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 weeks ago
- Efabless mpw7 submission☆13Updated 9 months ago
- Contains source code for sin/cos table verification using UVM☆20Updated 3 years ago
- SAR ADC on tiny tapeout☆39Updated 3 weeks ago
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆18Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆42Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 6 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆19Updated 4 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆26Updated last month
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- Extensible FPGA control platform☆57Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- 12 bit SAR ADC for TinyTapeout 7☆12Updated 8 months ago
- ☆12Updated 4 years ago
- Library of reusable VHDL components☆27Updated 11 months ago
- Connecting FPGA and MCU using Ethernet RMII☆22Updated 9 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated this week
- Example of Python and PyTest powered workflow for a HDL simulation☆14Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆32Updated 2 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆15Updated 8 months ago