📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC
☆22Jun 26, 2023Updated 2 years ago
Alternatives and similar repositories for adc-eval
Users that are interested in adc-eval are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Mar 12, 2026Updated 2 weeks ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆42Mar 17, 2026Updated last week
- ☆14Feb 3, 2025Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆47May 20, 2021Updated 4 years ago
- CSI to FDP link serializer board based on the Texas instruments DS90UB953 up to 2.3MP/60fps. Power over coax implementation at 24V cable …☆11Oct 19, 2023Updated 2 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆14Jan 10, 2026Updated 2 months ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Efabless mpw7 submission☆15May 6, 2024Updated last year
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated 11 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Documentation for Allwinner SoCs☆20Nov 16, 2024Updated last year
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- Lcapy is a Python package for symbolic linear circuit analysis and signal processing. It uses SymPy for symbolic mathematics.☆291Mar 10, 2026Updated 2 weeks ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆17May 25, 2024Updated last year
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆20Nov 23, 2020Updated 5 years ago
- ☆32Jan 21, 2026Updated 2 months ago
- Lightning-fast analog data plotter using I2S on ESP32 with WebSockets☆25May 8, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆25Jul 1, 2024Updated last year
- A very simple VGA controller written in verilog☆25Jun 1, 2012Updated 13 years ago
- Copyleftist's Standard Cell Library☆101May 2, 2024Updated last year
- UW reference flow for Free45PDK and The OpenROAD Project☆13Jun 5, 2020Updated 5 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- KiCad bus length matching script.☆30Jun 16, 2024Updated last year
- An open-source 555 timer☆23Aug 27, 2024Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Example of how to get started with olofk/fusesoc.☆19Jul 25, 2021Updated 4 years ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Dec 5, 2023Updated 2 years ago
- design and verification of asynchronous circuits☆44Feb 27, 2026Updated 3 weeks ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Nov 30, 2022Updated 3 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- Control and Status Register map generator for HDL projects☆133May 24, 2025Updated 10 months ago