esynr3z / adc-evalLinks
📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC
☆21Updated 2 years ago
Alternatives and similar repositories for adc-eval
Users that are interested in adc-eval are comparing it to the libraries listed below
Sorting:
- ☆29Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆8Updated 2 months ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 3 weeks ago
- Python script to transform a VCD file to wavedrom format☆78Updated 2 years ago
- A flexible and scalable development platform for modern FPGA projects.☆32Updated last month
- A padring generator for ASICs☆25Updated 2 years ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Efabless mpw7 submission☆13Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 4 months ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Online viewer of Xschem schematic files☆26Updated 7 months ago
- ☆32Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Drawio => VHDL and Verilog☆56Updated last year
- general-cores☆20Updated 3 weeks ago
- SAR ADC on tiny tapeout☆42Updated 6 months ago
- Library of reusable VHDL components☆28Updated last year
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆29Updated 6 months ago
- An open-source HDL register code generator fast enough to run in real time.☆72Updated last month
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 5 months ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆21Updated last month
- ☆26Updated last year
- Triple Modular Redundancy☆27Updated 5 years ago
- Small footprint and configurable JESD204B core☆45Updated 2 months ago