esynr3z / adc-evalLinks
ð Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC
â21Updated 2 years ago
Alternatives and similar repositories for adc-eval
Users that are interested in adc-eval are comparing it to the libraries listed below
Sorting:
- Time to Digital Converter (TDC)â31Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Componentsâ46Updated 4 years ago
- â29Updated 4 years ago
- Efabless mpw7 submissionâ13Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 Ξm BiCMOS processâ18Updated 4 months ago
- JESD204B core for Migen/MiSoCâ36Updated 4 years ago
- A flexible and scalable development platform for modern FPGA projects.â32Updated last week
- cryptography ip-cores in vhdl / verilogâ41Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabledâ64Updated last week
- submission repository for efabless mpw6 shuttleâ30Updated last year
- Triple Modular Redundancyâ27Updated 5 years ago
- LMAC Core1 - Ethernet 1G/100M/10Mâ17Updated 2 years ago
- Drawio => VHDL and Verilogâ57Updated last year
- Small footprint and configurable JESD204B coreâ45Updated 3 months ago
- Extensible FPGA control platformâ62Updated 2 years ago
- Python script to transform a VCD file to wavedrom formatâ78Updated 3 years ago
- SAR ADC on tiny tapeoutâ42Updated 6 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.â36Updated 4 years ago
- Serial communication link bit error rate tester simulator, written in Python.â111Updated 3 weeks ago
- A current mode buck converter on the SKY130 PDKâ29Updated 4 years ago
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagramsâ16Updated 3 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)â33Updated last year
- Verification IP project for I3C protocolâ19Updated 5 months ago
- VHDL PCIe Transceiverâ30Updated 5 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencingâ34Updated 2 years ago
- Contains source code for sin/cos table verification using UVMâ20Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.â23Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sourcesâ35Updated 2 weeks ago
- Online viewer of Xschem schematic filesâ27Updated 8 months ago
- A padring generator for ASICsâ25Updated 2 years ago