esynr3z / adc-eval
📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC
☆19Updated last year
Related projects ⓘ
Alternatives and complementary repositories for adc-eval
- ☆29Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated 2 weeks ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- Generate symbols from HDL components/modules☆20Updated last year
- MMC (and derivative standards) host controller☆22Updated 4 years ago
- A padring generator for ASICs☆22Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- Small footprint and configurable JESD204B core☆40Updated last month
- Online viewer of Xschem schematic files☆20Updated 4 months ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- Extensible FPGA control platform☆54Updated last year
- Efabless mpw7 submission☆13Updated 6 months ago
- Python script to transform a VCD file to wavedrom format☆74Updated 2 years ago
- SAR ADC on tiny tapeout☆35Updated last week
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆27Updated 3 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆24Updated 4 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- A collection of Opal Kelly provided design resources☆15Updated last month
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆41Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆23Updated last week
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated 11 months ago
- Contains source code for sin/cos table verification using UVM☆20Updated 3 years ago
- sample VCD files☆36Updated 9 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆30Updated 2 months ago
- Time to Digital Converter (TDC)☆27Updated 3 years ago