☆49Nov 9, 2021Updated 4 years ago
Alternatives and similar repositories for risc-v_awesome_list
Users that are interested in risc-v_awesome_list are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆52May 16, 2026Updated 2 months ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆182Oct 28, 2025Updated 9 months ago
- ☆25May 20, 2020Updated 6 years ago
- Laboratory course on RISC-V Processor Development☆349Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Учебные материалы Альянса RISC-V☆17Jun 30, 2025Updated last year
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- IR Remote Controller for WS2812(or analog) LED Strip☆10Nov 28, 2022Updated 3 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Testing FPGA2SDRAM interface on Altera Cyclone V SoC☆14May 12, 2015Updated 11 years ago
- ☆29Jan 18, 2021Updated 5 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- Cryptography Library using hardware-accelerated ARM CryptoCell CC310 on nRF52-based Bluefruit☆13Oct 14, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 🌊 Tool for RTL waveform (VCD/FST) inspection via CLI☆41Updated this week
- A set of tutorial projects for creating a simple digital radio receiver based on the STM32G431KB microcontroller☆18Nov 12, 2021Updated 4 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆104Jan 12, 2021Updated 5 years ago
- Telegram Lambdabot Bot☆11May 29, 2024Updated 2 years ago
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆36Updated this week
- Материалы для курсов по проектированию цифровых вычислительных систем☆107Apr 23, 2026Updated 3 months ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆20May 8, 2025Updated last year
- Processor support packages☆22Feb 2, 2021Updated 5 years ago
- ☆18Dec 20, 2025Updated 7 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Static Timing Analysis Full Course☆74Jan 14, 2023Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- SystemVerilog language-oriented exercises☆60Jul 8, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated this week
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆31Dec 5, 2024Updated last year
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆135Feb 11, 2021Updated 5 years ago
- ESP32 Pentesting tool project☆15May 26, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆39Updated this week
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Materials for students☆23Mar 2, 2026Updated 4 months ago
- Control and Status Register map generator for HDL projects☆144May 24, 2025Updated last year