☆50Nov 9, 2021Updated 5 years ago
Alternatives and similar repositories for risc-v_awesome_list
Users that are interested in risc-v_awesome_list are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆55Sep 20, 2026Updated last month
- Полезные ресурсы по тематике FPGA / ПЛИС☆186Oct 28, 2025Updated last year
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- ☆25May 20, 2020Updated 6 years ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Laboratory course on RISC-V Processor Development☆365Oct 31, 2026Updated last week
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Учебные материалы Альянса RISC-V☆19Jun 30, 2025Updated last year
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆28Jul 31, 2023Updated 3 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Testing FPGA2SDRAM interface on Altera Cyclone V SoC☆14May 12, 2015Updated 11 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆11Jul 12, 2023Updated 3 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆33Dec 5, 2024Updated last year
- Cryptography Library using hardware-accelerated ARM CryptoCell CC310 on nRF52-based Bluefruit☆13Oct 14, 2023Updated 3 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 3 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆22Aug 23, 2026Updated 2 months ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated last year
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆73Oct 22, 2026Updated 2 weeks ago
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,017Nov 15, 2024Updated last year
- Материалы для курсов по проектированию цифровых вычислительных систем☆109Sep 26, 2026Updated last month
- A set of tutorial projects for creating a simple digital radio receiver based on the STM32G431KB microcontroller☆18Nov 12, 2021Updated 4 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆106Jan 12, 2021Updated 5 years ago
- SystemVerilog language-oriented exercises☆76Jul 8, 2026Updated 4 months ago
- Example projects for Quokka FPGA toolkit☆37Mar 4, 2026Updated 8 months ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆28Updated this week
- CPU microarchitecture, step by step☆197Jun 26, 2022Updated 4 years ago
- Audio filtering with pyfda and cocotb☆13Sep 24, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Control and Status Register map generator for HDL projects☆149May 24, 2025Updated last year
- FPGA exercise for beginners☆62Oct 10, 2026Updated last month
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- UVM-SystemC reference implementation☆23Oct 9, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Sep 22, 2026Updated last month
- Static Timing Analysis Full Course☆78Jan 14, 2023Updated 3 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
Are these results useful?