☆50Nov 9, 2021Updated 4 years ago
Alternatives and similar repositories for risc-v_awesome_list
Users that are interested in risc-v_awesome_list are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆53May 16, 2026Updated 3 months ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆183Oct 28, 2025Updated 9 months ago
- ☆25May 20, 2020Updated 6 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Laboratory course on RISC-V Processor Development☆351Aug 10, 2026Updated last week
- Учебные материалы Альянса RISC-V☆17Jun 30, 2025Updated last year
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated last year
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Testing FPGA2SDRAM interface on Altera Cyclone V SoC☆14May 12, 2015Updated 11 years ago
- ☆29Jan 18, 2021Updated 5 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Repository gathering basic modules for CDC purpose☆63Dec 31, 2019Updated 6 years ago
- 🌊 Tool for RTL waveform (VCD/FST) inspection via CLI☆51Updated this week
- A set of tutorial projects for creating a simple digital radio receiver based on the STM32G431KB microcontroller☆18Nov 12, 2021Updated 4 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆105Jan 12, 2021Updated 5 years ago
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆38Aug 7, 2026Updated last week
- Материалы для курсов по проектированию цифровых вычислительных систем☆107Apr 23, 2026Updated 3 months ago
- Audio filtering with pyfda and cocotb☆13Sep 24, 2020Updated 5 years ago
- Processor support packages☆22Feb 2, 2021Updated 5 years ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,231Apr 21, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Static Timing Analysis Full Course☆75Jan 14, 2023Updated 3 years ago
- ☆19Dec 20, 2025Updated 7 months ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- SystemVerilog language-oriented exercises☆61Jul 8, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Updated this week
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆32Dec 5, 2024Updated last year
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆136Feb 11, 2021Updated 5 years ago
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- ChipEXPO 2020 Digital Design School Labs☆39Nov 11, 2022Updated 3 years ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆43Updated this week
- hardware project for a clock around a russian ivl2-5/7 vfd and an esp32-wroom module☆12Apr 23, 2026Updated 3 months ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Materials for students☆23Mar 2, 2026Updated 5 months ago