brabect1 / sta_basics_course
Introductory course into static timing analysis (STA).
☆93Updated 3 weeks ago
Alternatives and similar repositories for sta_basics_course
Users that are interested in sta_basics_course are comparing it to the libraries listed below
Sorting:
- Static Timing Analysis Full Course☆54Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- This is a tutorial on standard digital design flow☆77Updated 3 years ago
- This is the repository for the IEEE version of the book☆58Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆68Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆173Updated 5 years ago
- ☆160Updated 2 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆60Updated 4 years ago
- ☆84Updated 8 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- General Purpose AXI Direct Memory Access☆49Updated last year
- ☆51Updated 9 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆42Updated 10 months ago
- SystemVerilog modules and classes commonly used for verification☆47Updated 4 months ago
- A Fast, Low-Overhead On-chip Network☆201Updated this week
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆54Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆251Updated 2 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆90Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 5 months ago
- ☆155Updated 2 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆157Updated 3 years ago
- ideas and eda software for vlsi design☆50Updated last week
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆59Updated 3 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆102Updated 11 years ago