brabect1 / sta_basics_courseLinks
Introductory course into static timing analysis (STA).
☆99Updated 6 months ago
Alternatives and similar repositories for sta_basics_course
Users that are interested in sta_basics_course are comparing it to the libraries listed below
Sorting:
- A complete open-source design-for-testing (DFT) Solution☆176Updated 4 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆185Updated last year
- Static Timing Analysis Full Course☆63Updated 3 years ago
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆200Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆99Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆130Updated 2 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆276Updated last month
- ideas and eda software for vlsi design☆51Updated this week
- ☆174Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- ☆229Updated 10 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆54Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆71Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆54Updated 4 years ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆163Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆117Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆76Updated 5 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆196Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆66Updated last year
- Python packages providing a library for Verification Stimulus and Coverage☆135Updated 2 months ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ☆187Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆141Updated 7 years ago
- ☆113Updated 2 months ago
- ☆98Updated this week