brabect1 / sta_basics_courseLinks
Introductory course into static timing analysis (STA).
☆94Updated last week
Alternatives and similar repositories for sta_basics_course
Users that are interested in sta_basics_course are comparing it to the libraries listed below
Sorting:
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Static Timing Analysis Full Course☆56Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆170Updated 8 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆180Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆65Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆161Updated last month
- Curriculum for a university course to teach chip design using open source EDA tools☆94Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated this week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆66Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆61Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- ☆161Updated 2 years ago
- ideas and eda software for vlsi design☆50Updated 3 weeks ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆58Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- ☆76Updated this week
- ☆97Updated last year
- A Fast, Low-Overhead On-chip Network☆215Updated this week
- ☆175Updated 4 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆137Updated 3 weeks ago
- Python packages providing a library for Verification Stimulus and Coverage☆123Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆120Updated last week
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ☆41Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆161Updated 2 years ago