brabect1 / sta_basics_course
Introductory course into static timing analysis (STA).
☆84Updated 4 months ago
Alternatives and similar repositories for sta_basics_course:
Users that are interested in sta_basics_course are comparing it to the libraries listed below
- Static Timing Analysis Full Course☆49Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 3 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆54Updated 2 years ago
- ☆40Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆55Updated 10 months ago
- ☆130Updated 7 months ago
- General Purpose AXI Direct Memory Access☆48Updated 9 months ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- SystemVerilog modules and classes commonly used for verification☆45Updated last month
- reference block design for the ASAP7nm library in Cadence Innovus☆38Updated 8 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆49Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 4 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated 2 years ago
- ☆45Updated 8 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆43Updated 3 years ago
- A Standalone Structural Verilog Parser☆86Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆69Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆43Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆41Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆55Updated this week
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆56Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆57Updated last year
- Repository gathering basic modules for CDC purpose☆52Updated 5 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆22Updated 6 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆44Updated 11 months ago