Introductory course into static timing analysis (STA).
☆107Jul 6, 2025Updated 9 months ago
Alternatives and similar repositories for sta_basics_course
Users that are interested in sta_basics_course are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Static Timing Analysis Full Course☆67Jan 14, 2023Updated 3 years ago
- ☆26Dec 8, 2025Updated 4 months ago
- ☆104Jun 20, 2025Updated 10 months ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆16Oct 4, 2022Updated 3 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆16Jan 8, 2022Updated 4 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 4 years ago
- ☆110Apr 25, 2026Updated last week
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 5 months ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Code associated with Cal Poly Pomona's ECE 4305☆41Nov 7, 2021Updated 4 years ago
- ☆13Apr 23, 2026Updated last week
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenSTA engine☆574Apr 23, 2026Updated last week
- A High-performance Timing Analysis Tool for VLSI Systems☆694Dec 26, 2025Updated 4 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆240Nov 20, 2024Updated last year
- SCARV: a side-channel hardened RISC-V platform☆23Mar 31, 2021Updated 5 years ago
- Heterogeneous Programming☆18Apr 24, 2023Updated 3 years ago
- Self-contained RTL to GDS flow for simple chip designs☆67Mar 30, 2026Updated last month
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆344Dec 2, 2025Updated 5 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆28Dec 1, 2022Updated 3 years ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Mar 6, 2022Updated 4 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- Verilog HDL implementation of SDRAM controller and SDRAM model☆42Jun 19, 2024Updated last year
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 4 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆14May 17, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 2 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆55Apr 25, 2026Updated last week
- Repository for Hornet RISC-V Core☆20Sep 15, 2022Updated 3 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- ☆16May 23, 2024Updated last year
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago