brabect1 / sta_basics_course
Introductory course into static timing analysis (STA).
☆79Updated 2 months ago
Alternatives and similar repositories for sta_basics_course:
Users that are interested in sta_basics_course are comparing it to the libraries listed below
- ☆121Updated 6 months ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- Static Timing Analysis Full Course☆47Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆64Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆157Updated 2 months ago
- ☆40Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆51Updated 2 years ago
- General Purpose AXI Direct Memory Access☆48Updated 8 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆157Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆46Updated this week
- A Standalone Structural Verilog Parser☆86Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆57Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆33Updated 7 months ago
- AXI4 and AXI4-Lite interface definitions☆88Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆156Updated this week
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆69Updated 2 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- A complete open-source design-for-testing (DFT) Solution☆143Updated 2 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆88Updated 4 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆58Updated 4 years ago
- Xilinx AXI VIP example of use☆33Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆45Updated 4 years ago
- ideas and eda software for vlsi design☆48Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆138Updated 7 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year