brabect1 / sta_basics_courseLinks
Introductory course into static timing analysis (STA).
☆99Updated 5 months ago
Alternatives and similar repositories for sta_basics_course
Users that are interested in sta_basics_course are comparing it to the libraries listed below
Sorting:
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆169Updated 3 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆192Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆73Updated 4 years ago
- Static Timing Analysis Full Course☆62Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆182Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆76Updated 5 years ago
- ☆170Updated 3 years ago
- General Purpose AXI Direct Memory Access☆61Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆52Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆95Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆81Updated 3 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆52Updated last year
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆275Updated 2 weeks ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆34Updated 3 months ago
- ☆216Updated 8 months ago
- ☆110Updated 3 weeks ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- ☆183Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated 3 weeks ago
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆113Updated 11 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆163Updated 3 weeks ago
- Curriculum for a university course to teach chip design using open source EDA tools☆122Updated 2 years ago
- Asynchronous fifo in verilog☆37Updated 9 years ago