brabect1 / sta_basics_course
Introductory course into static timing analysis (STA).
☆90Updated 5 months ago
Alternatives and similar repositories for sta_basics_course:
Users that are interested in sta_basics_course are comparing it to the libraries listed below
- Static Timing Analysis Full Course☆52Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆56Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 5 months ago
- ☆49Updated 8 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆58Updated last year
- ☆154Updated 2 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Python Tool for UVM Testbench Generation☆52Updated 11 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆170Updated 5 years ago
- ☆153Updated last month
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆58Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆41Updated 10 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆68Updated 4 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆56Updated 2 years ago
- This is the repository for the IEEE version of the book☆58Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆98Updated 4 years ago
- ideas and eda software for vlsi design☆50Updated this week
- SystemVerilog modules and classes commonly used for verification☆47Updated 3 months ago
- ☆40Updated 3 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆120Updated this week
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆147Updated 5 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆81Updated last year
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆59Updated 4 years ago