kim-sunghoon / Study-materialsLinks
☆15Updated 3 years ago
Alternatives and similar repositories for Study-materials
Users that are interested in Study-materials are comparing it to the libraries listed below
Sorting:
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆54Updated 5 years ago
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆63Updated 5 years ago
- ☆35Updated 6 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆32Updated 7 years ago
- CNN simd based accelerator using Vitis HLS☆11Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- MAERI public release☆31Updated 4 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Updated 8 years ago
- ☆10Updated 6 years ago
- ☆71Updated 5 years ago
- ☆72Updated 2 years ago
- MAESTRO binary release☆22Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Updated 3 years ago
- ☆72Updated 7 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- CNN accelerator☆28Updated 8 years ago
- course design☆23Updated 7 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆47Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆29Updated 6 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 10 months ago
- Eyeriss chip simulator☆39Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- Systolic-array based Deep Learning Accelerator generator☆28Updated 5 years ago