kim-sunghoon / Study-materials
☆12Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Study-materials
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- MAERI public release☆31Updated 3 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆25Updated 6 years ago
- IC implementation of TPU☆86Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆33Updated 3 weeks ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆60Updated 4 years ago
- CNN accelerator☆26Updated 7 years ago
- ☆8Updated 5 years ago
- ☆40Updated 4 years ago
- MAESTRO binary release☆22Updated 5 years ago
- ☆64Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆75Updated this week
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- ☆32Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Learn NVDLA by SOMNIA☆26Updated 4 years ago
- NeuroSpector: Dataflow and Mapping Optimization of Deep Neural Network Accelerators☆17Updated last week
- ☆77Updated last year
- ☆55Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- Library of approximate arithmetic circuits☆51Updated 2 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago