kim-sunghoon / Study-materialsLinks
☆14Updated 2 years ago
Alternatives and similar repositories for Study-materials
Users that are interested in Study-materials are comparing it to the libraries listed below
Sorting:
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
 - Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
 - ☆35Updated 6 years ago
 - ☆71Updated 5 years ago
 - Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆63Updated 5 years ago
 - CNN simd based accelerator using Vitis HLS☆10Updated 3 years ago
 - FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
 - HLS implemented systolic array structure☆41Updated 7 years ago
 - Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆54Updated 5 years ago
 - ☆70Updated 6 years ago
 - MAESTRO binary release☆22Updated 5 years ago
 - Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 7 years ago
 - An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
 - ☆72Updated 2 years ago
 - Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
 - Eyeriss chip simulator☆38Updated 5 years ago
 - Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
 - CNN Accelerator in Frequency Domain☆12Updated 5 years ago
 - Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
 - PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
 - This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
 - This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
 - MAERI public release☆31Updated 4 years ago
 - Library of approximate arithmetic circuits☆56Updated 3 years ago
 - NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Updated 6 years ago
 - Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
 - A systolic array matrix multiplier☆26Updated 6 years ago
 - ☆27Updated 6 years ago
 - CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
 - course design☆23Updated 7 years ago