🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection
☆72Oct 22, 2026Updated this week
Alternatives and similar repositories for wavepeek
Users that are interested in wavepeek are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL property graph☆26Aug 9, 2026Updated 2 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- Репозиторий канала Verification For All☆16Oct 4, 2026Updated 3 weeks ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆54Sep 20, 2026Updated last month
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Методические материалы курса "Практикум по ПЛИС"☆50May 29, 2026Updated 4 months ago
- Octave/MATLAB code for generating compensation FIR coefficients☆14Sep 7, 2015Updated 11 years ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 3 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 4 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPGA environment as code!☆14Oct 14, 2026Updated last week
- Open-source SM120 (Blackwell) SASS assembler — encode, schedule & assemble GPU machine code, including all tensor-core instructions.☆12Updated this week
- An abstract model of EDA tool projects.☆14Oct 18, 2026Updated last week
- ☆50Nov 9, 2021Updated 4 years ago
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- USTC YeXiHu Team NSCSCC 2026 LA32R out-of-order processor core in Chisel. 中国科学技术大学也西湖队龙芯杯参赛项目。☆32Sep 8, 2026Updated last month
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆22Aug 23, 2026Updated 2 months ago
- LoongBleed (aka LoongLeak) is a hardware vulnerability similar to ZenBleed (CVE-2023-20593) affecting Loongson LA464/LA664 processors.☆17Aug 18, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CORE-ET Silicon Platform☆84May 7, 2026Updated 5 months ago
- Repository to show an example of how to do version control with Vivado and Xilinx SDK☆17Nov 10, 2017Updated 8 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆80Oct 13, 2026Updated last week
- ☆21May 26, 2025Updated last year
- High-level digital waveform analysis in Python.☆51Oct 15, 2026Updated last week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 9 months ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- A repository to keep my rockbox modifications☆17Sep 5, 2011Updated 15 years ago
- AXI4 to SRAM Interface☆13May 2, 2022Updated 4 years ago
- Quadrature sampling down converter software defined radio☆24Jun 11, 2021Updated 5 years ago
- Craft your EDA toolchain with GRH IR☆21Oct 8, 2026Updated 2 weeks ago
- C & C++ implementation of Scipy's find_peaks function☆11Aug 24, 2026Updated 2 months ago