TinyTapeout / tt-support-tools
tools used by project repos to test configuration, generate OpenLane run summaries and documentation
☆16Updated this week
Related projects ⓘ
Alternatives and complementary repositories for tt-support-tools
- Solving Sudokus using open source formal verification tools☆15Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- Benchmarks for Yosys development☆21Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆22Updated 4 years ago
- ☆22Updated this week
- Small SERV-based SoC primarily for OpenMPW tapeout☆35Updated last year
- Wishbone controlled I2C controllers☆43Updated 8 months ago
- ☆36Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 9 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆26Updated 3 weeks ago
- A padring generator for ASICs☆22Updated last year
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- System on Chip toolkit for nMigen☆20Updated 4 years ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆12Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- BAG framework☆41Updated 3 months ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Updated 6 years ago
- S3GA: a simple scalable serial FPGA☆10Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆16Updated this week
- ☆32Updated last week
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆21Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Wishbone interconnect utilities☆36Updated 5 months ago
- A Verilog Synthesis Regression Test☆34Updated 7 months ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- IRSIM switch-level simulator for digital circuits☆30Updated 6 months ago