TinyTapeout / tt-support-toolsLinks
tools used by project repos to test configuration, generate OpenLane run summaries and documentation
☆22Updated last week
Alternatives and similar repositories for tt-support-tools
Users that are interested in tt-support-tools are comparing it to the libraries listed below
Sorting:
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- Solving Sudokus using open source formal verification tools☆17Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆51Updated 2 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- ☆35Updated 7 months ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- End-to-End Open-Source I2C GPIO Expander☆32Updated 3 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- ☆40Updated 3 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- ☆27Updated last week
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 5 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆43Updated 2 weeks ago
- ☆11Updated 2 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- SAR ADC on tiny tapeout☆42Updated 4 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated last week
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Updated this week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- SystemVerilog RTL Linter for YoSys☆20Updated 7 months ago
- ☆53Updated 4 months ago
- ☆47Updated 4 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated 3 weeks ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- ☆36Updated 2 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 11 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆41Updated last week