☆55Jun 19, 2021Updated 4 years ago
Alternatives and similar repositories for APB-Protocol
Users that are interested in APB-Protocol are comparing it to the libraries listed below
Sorting:
- RTL Design and Verification☆18Jan 4, 2021Updated 5 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Dec 12, 2025Updated 2 months ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆139May 14, 2021Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Nov 6, 2022Updated 3 years ago
- ☆15Jan 9, 2022Updated 4 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Jun 27, 2021Updated 4 years ago
- ☆10Aug 12, 2021Updated 4 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 7 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆106Jul 2, 2023Updated 2 years ago
- ☆10Mar 18, 2020Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Nov 29, 2017Updated 8 years ago
- APB to I2C☆43Jul 17, 2014Updated 11 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆77Oct 7, 2022Updated 3 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 4 months ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆101Sep 20, 2020Updated 5 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo☆17Aug 1, 2025Updated 7 months ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48May 10, 2024Updated last year
- Verification IP for APB protocol☆33Sep 9, 2020Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- SystemVerilog Tutorial☆195Nov 30, 2025Updated 3 months ago
- AMBA bus lecture material☆512Jan 21, 2020Updated 6 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- Interface Protocol in Verilog☆51Aug 2, 2019Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago