FPGA-Systems / fpga-awesome-listLinks
Полезные ресурсы по тематике FPGA / ПЛИС
☆165Updated 8 months ago
Alternatives and similar repositories for fpga-awesome-list
Users that are interested in fpga-awesome-list are comparing it to the libraries listed below
Sorting:
- FPGA exercise for beginners☆119Updated 3 weeks ago
- SystemVerilog language-oriented exercises☆101Updated 2 weeks ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆42Updated last week
- CPU microarchitecture, step by step☆181Updated 3 years ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆20Updated 3 months ago
- Control and Status Register map generator for HDL projects☆118Updated last month
- SystemVerilog language-oriented exercises☆47Updated 2 weeks ago
- ☆48Updated 3 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆172Updated this week
- ☆95Updated last year
- ☆43Updated 3 weeks ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆59Updated last year
- FPGA Logic Analyzer and GUI☆134Updated 2 years ago
- open-source SDKs for the SCR1 core☆73Updated 8 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆105Updated 9 years ago
- Verilog digital signal processing components☆143Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆391Updated this week
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆137Updated 3 years ago
- ☆70Updated 3 years ago
- Drawio => VHDL and Verilog☆56Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆99Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆107Updated last year
- Flexible VHDL library☆187Updated 2 years ago
- Basic RISC-V Test SoC☆137Updated 6 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- human-in-the-loop HDL training tool☆38Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆83Updated 2 years ago
- OSVVM Documentation☆34Updated 3 weeks ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆19Updated 7 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated last week