Полезные ресурсы по тематике FPGA / ПЛИС
☆186Oct 28, 2025Updated last year
Alternatives and similar repositories for fpga-awesome-list
Users that are interested in fpga-awesome-list are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆55Sep 20, 2026Updated last month
- ☆50Nov 9, 2021Updated 5 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Материалы для курсов по проектированию цифровых вычислительных систем☆109Sep 26, 2026Updated last month
- ☆25May 20, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Репозиторий канала Verification For All☆17Oct 4, 2026Updated last month
- Методические материалы курса "Практикум по ПЛИС"☆52May 29, 2026Updated 5 months ago
- Laboratory course on RISC-V Processor Development☆365Oct 31, 2026Updated last week
- ☆11Jul 12, 2023Updated 3 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated last year
- A tool for creating HDL-Schematics☆10Updated this week
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- CPU microarchitecture, step by step☆197Jun 26, 2022Updated 4 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19Sep 6, 2026Updated 2 months ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆67Sep 15, 2023Updated 3 years ago
- ChipEXPO 2020 Digital Design School Labs☆39Nov 11, 2022Updated 3 years ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,250Apr 21, 2026Updated 6 months ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆33Dec 5, 2024Updated last year
- A collection of resources on FPGA devices and development in general☆401May 25, 2017Updated 9 years ago
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 3 years ago
- SystemVerilog language-oriented exercises☆76Jul 8, 2026Updated 4 months ago
- cryptography ip-cores in vhdl / verilog☆43Feb 20, 2021Updated 5 years ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- A light-weight hardware oriented synchronous stream cipher.☆13Mar 19, 2022Updated 4 years ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 29, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,017Nov 15, 2024Updated last year
- Standard and Curated cores, tested and working.☆12Dec 29, 2022Updated 3 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆106Jan 12, 2021Updated 5 years ago
- River Raid game on FPGA☆23Oct 30, 2016Updated 10 years ago
- courses to learn VHDL☆16Mar 14, 2022Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆128Oct 18, 2016Updated 10 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 7 months ago
- CPU microarchitecture, step by step☆214Nov 1, 2020Updated 6 years ago
Are these results useful?