Alternatives and similar repositories for fpga-awesome-list:

Users that are interested in fpga-awesome-list are comparing it to the libraries listed below

• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆107Updated 3 weeks ago
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆35Updated 3 months ago
• serge0699 / synth_school_verif_tasks
  Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
  ☆19Updated 2 weeks ago
• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆44Updated 3 weeks ago
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆77Updated 3 weeks ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆163Updated 2 weeks ago
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆176Updated 2 years ago
• HDLForBeginners / Examples
  ☆92Updated last year
• NickolayTernovoy / risc-v_awesome_list
  ☆47Updated 3 years ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆56Updated last year
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆101Updated 11 months ago
• klyone / opencores-ip
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆91Updated 9 years ago
• jamieiles / uart
  Verilog UART
  ☆161Updated 11 years ago
• chipdesignschool / basics-graphics-music
  FPGA exercise for beginners
  ☆35Updated 2 months ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆74Updated 5 months ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆188Updated last week
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆125Updated 3 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆116Updated this week
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆315Updated this week
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆36Updated 2 years ago
• fpgacademy / DESim
  ☆42Updated this week
• lekgolo167 / enxor-logic-analyzer
  FPGA Logic Analyzer and GUI
  ☆124Updated 2 years ago
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆128Updated 3 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆133Updated 2 years ago
• johan92 / verilog-coding-style
  Verilog (SystemVerilog) coding style
  ☆41Updated 6 years ago
• dawsonjon / verilog-math
  Mathematical Functions in Verilog
  ☆91Updated 4 years ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆146Updated last week
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆382Updated this week
• raysalemi / Python4RTLVerification
  ☆154Updated 2 years ago
• hypernyan / eth_vlg
  ☆64Updated 3 years ago