FPGA-Systems / fpga-awesome-listView external linksLinks
Полезные ресурсы по тематике FPGA / ПЛИС
☆177Oct 28, 2025Updated 3 months ago
Alternatives and similar repositories for fpga-awesome-list
Users that are interested in fpga-awesome-list are comparing it to the libraries listed below
Sorting:
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆47Nov 7, 2025Updated 3 months ago
- ☆25May 20, 2020Updated 5 years ago
- ☆48Nov 9, 2021Updated 4 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Материалы для курсов по проектированию цифровых вычислительных систем☆98Jan 19, 2026Updated 3 weeks ago
- ☆11Jul 12, 2023Updated 2 years ago
- CPU microarchitecture, step by step☆186Jun 26, 2022Updated 3 years ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆97Jan 27, 2024Updated 2 years ago
- ChipEXPO 2020 Digital Design School Labs☆37Nov 11, 2022Updated 3 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆34Oct 15, 2025Updated 3 months ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated last year
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated last month
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆63Sep 15, 2023Updated 2 years ago
- Digital Design Express Course☆19Apr 11, 2019Updated 6 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 4 years ago
- Методические материалы по разработке процессора архитектуры RISC-V☆306Jan 14, 2026Updated last month
- Repository gathering basic modules for CDC purpose☆58Dec 31, 2019Updated 6 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆23Dec 5, 2024Updated last year
- human-in-the-loop HDL training tool☆40Feb 27, 2024Updated last year
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- Static Timing Analysis Full Course☆63Jan 14, 2023Updated 3 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 3 months ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 9 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- PlayStation GPU (WIP)☆17Oct 3, 2023Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46May 20, 2021Updated 4 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Dec 6, 2023Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- 0 - 32 MHz full spectrum and SDR Receiver with a very cheap FPGA board☆49Aug 20, 2024Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆449Updated this week
- Методические материалы курса "Практикум по ПЛИС"☆41Jun 9, 2025Updated 8 months ago
- FPGA exercise for beginners☆43Oct 13, 2025Updated 4 months ago