Полезные ресурсы по тематике FPGA / ПЛИС
☆180Oct 28, 2025Updated 6 months ago
Alternatives and similar repositories for fpga-awesome-list
Users that are interested in fpga-awesome-list are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆51Nov 7, 2025Updated 6 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- ☆49Nov 9, 2021Updated 4 years ago
- ☆25May 20, 2020Updated 5 years ago
- Материалы для курсов по проектированию цифровых вычислительных систем☆104Apr 23, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated last year
- CPU microarchitecture, step by step☆191Jun 26, 2022Updated 3 years ago
- ChipEXPO 2020 Digital Design School Labs☆38Nov 11, 2022Updated 3 years ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Laboratory course on RISC-V Processor Development☆331Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆98Jan 27, 2024Updated 2 years ago
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆61Dec 31, 2019Updated 6 years ago
- SystemVerilog language-oriented exercises☆59Apr 2, 2026Updated last month
- Static Timing Analysis Full Course☆67Jan 14, 2023Updated 3 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆30Dec 5, 2024Updated last year
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Digital Design Express Course☆19Apr 11, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- FPGA exercise for beginners☆45Oct 13, 2025Updated 6 months ago
- A huge VHDL library for FPGA and digital ASIC development☆458Updated this week
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 4 months ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,208Apr 21, 2026Updated 2 weeks ago
- Yet Another Tetris on FPGA Implementation☆40May 27, 2021Updated 4 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 6 months ago
- courses to learn VHDL☆17Mar 14, 2022Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆55Dec 6, 2023Updated 2 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Hardware Description Languages☆1,143Apr 6, 2026Updated last month
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 6 years ago