Полезные ресурсы по тематике FPGA / ПЛИС
☆186Oct 28, 2025Updated 11 months ago
Alternatives and similar repositories for fpga-awesome-list
Users that are interested in fpga-awesome-list are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆54Sep 20, 2026Updated last month
- ☆50Nov 9, 2021Updated 4 years ago
- ☆25May 20, 2020Updated 6 years ago
- Материалы для курсов по проектированию цифровых вычислительных систем☆107Sep 26, 2026Updated 3 weeks ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Laboratory course on RISC-V Processor Development☆358Oct 5, 2026Updated 2 weeks ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Репозиторий канала Verification For All☆16Oct 4, 2026Updated 2 weeks ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19Sep 6, 2026Updated last month
- CPU microarchitecture, step by step☆200Jun 26, 2022Updated 4 years ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆66Sep 15, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Методические материалы курса "Практикум по ПЛИС"☆50May 29, 2026Updated 4 months ago
- ChipEXPO 2020 Digital Design School Labs☆39Nov 11, 2022Updated 3 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆34Dec 5, 2024Updated last year
- ☆11Jul 12, 2023Updated 3 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 8, 2026Updated last week
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- Standard and Curated cores, tested and working.☆12Dec 29, 2022Updated 3 years ago
- SystemVerilog language-oriented exercises☆74Jul 8, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 3 years ago
- Static Timing Analysis Full Course☆77Jan 14, 2023Updated 3 years ago
- Repository gathering basic modules for CDC purpose☆63Dec 31, 2019Updated 6 years ago
- courses to learn VHDL☆16Mar 14, 2022Updated 4 years ago
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 9 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆20Mar 26, 2026Updated 6 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆128Oct 18, 2016Updated 10 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Digital Design Express Course☆19Apr 11, 2019Updated 7 years ago
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,250Apr 21, 2026Updated 6 months ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆12Nov 2, 2020Updated 5 years ago
- FPGA exercise for beginners☆202Updated this week
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆50May 20, 2021Updated 5 years ago
- FPGA exercise for beginners☆59Oct 10, 2026Updated last week