FPGA-Systems / fpga-awesome-list

Related projects: ⓘ

• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆62Updated this week
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆30Updated 3 weeks ago
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆41Updated 3 weeks ago
• serge0699 / synth_school_verif_tasks
  Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем
  ☆12Updated last month
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆157Updated 2 years ago
• chipdesignschool / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆30Updated 5 months ago
• NickolayTernovoy / risc-v_awesome_list
  ☆46Updated 2 years ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆92Updated this week
• open-logic / open-logic
  Open Logic HDL Standard Library
  ☆206Updated this week
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆96Updated last month
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆88Updated 3 years ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆51Updated last year
• hypernyan / eth_vlg
  ☆51Updated 2 years ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆66Updated 4 months ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆174Updated 2 weeks ago
• HDLForBeginners / Examples
  ☆73Updated last year
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆321Updated last week
• efabless / caravel_mpw-one
  Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆133Updated 2 years ago
• ZipCPU / qspiflash
  A set of Wishbone Controlled SPI Flash Controllers
  ☆72Updated last year
• lekgolo167 / enxor-logic-analyzer
  FPGA Logic Analyzer and GUI
  ☆79Updated last year
• EDAMC / DigitalDesignSchool
  DigitalDesignSchool2022/23 repository
  ☆19Updated last year
• klyone / opencores-ip
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆39Updated 8 years ago
• fpgacademy / DESim
  ☆37Updated last year
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆113Updated 3 years ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆147Updated 5 months ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆138Updated last week
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆68Updated 10 months ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆179Updated last year
• vlsiexcellence / Static-Timing-Analysis-Full-Course
  Static Timing Analysis Full Course
  ☆43Updated last year
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆102Updated 5 years ago