FPGA-Systems / fpga-awesome-listLinks
Полезные ресурсы по тематике FPGA / ПЛИС
☆171Updated 11 months ago
Alternatives and similar repositories for fpga-awesome-list
Users that are interested in fpga-awesome-list are comparing it to the libraries listed below
Sorting:
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆44Updated 3 months ago
- FPGA exercise for beginners☆137Updated this week
- SystemVerilog language-oriented exercises☆127Updated 4 months ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Updated 6 months ago
- Control and Status Register map generator for HDL projects☆127Updated 5 months ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆60Updated 2 years ago
- ☆48Updated 3 years ago
- SystemVerilog language-oriented exercises☆50Updated 4 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆185Updated last week
- CPU microarchitecture, step by step☆183Updated 3 years ago
- FPGA Logic Analyzer and GUI☆141Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆151Updated 4 years ago
- open-source SDKs for the SCR1 core☆75Updated 11 months ago
- ☆44Updated last month
- ☆106Updated 2 years ago
- Verilog digital signal processing components☆158Updated 3 years ago
- A huge VHDL library for FPGA and digital ASIC development☆403Updated last week
- FuseSoC standard core library☆147Updated 5 months ago
- Verilog UART☆184Updated 12 years ago
- DigitalDesignSchool2022/23 repository☆20Updated 2 years ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- human-in-the-loop HDL training tool☆38Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 3 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆119Updated 10 years ago
- A curated list of awesome resources for HDL design and verification☆163Updated last week
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆174Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆98Updated this week
- A simple implementation of a UART modem in Verilog.☆160Updated 3 years ago
- Control and status register code generator toolchain☆150Updated 3 weeks ago