hdl / constraints
Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards
☆40Updated last week
Related projects: ⓘ
- A padring generator for ASICs☆22Updated last year
- sample VCD files☆36Updated 7 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated 11 months ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- Library of reusable VHDL components☆25Updated 6 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆40Updated 2 years ago
- VHDL related news.☆24Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆28Updated 2 years ago
- PicoRV☆43Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆40Updated last month
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆37Updated this week
- VHDLproc is a VHDL preprocessor☆25Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated 2 weeks ago
- Using VexRiscv without installing Scala☆34Updated 2 years ago
- ☆22Updated 11 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 2 years ago
- ☆18Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Virtual development board for HDL design☆38Updated last year
- Drive a Wishbone master bus with an SPI bus.☆10Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated 6 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆39Updated 8 months ago
- Flip flop setup, hold & metastability explorer tool☆31Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆27Updated this week
- Small SERV-based SoC primarily for OpenMPW tapeout☆34Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆49Updated last year