mattvenn / awesome-opensource-asic-resourcesLinks
☆364Updated 2 years ago
Alternatives and similar repositories for awesome-opensource-asic-resources
Users that are interested in awesome-opensource-asic-resources are comparing it to the libraries listed below
Sorting:
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆366Updated 9 months ago
- https://caravel-user-project.readthedocs.io☆223Updated 9 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆321Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆374Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆301Updated last month
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆160Updated last year
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆707Updated this week
- A list of resources related to the open-source FPGA projects☆433Updated 3 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆195Updated 3 weeks ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆637Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆221Updated last year
- Fabric generator and CAD tools.☆209Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆331Updated 11 months ago
- ASIC implementation flow infrastructure, successor to OpenLane☆200Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆448Updated last week
- ☆121Updated 2 years ago
- An overview of TL-Verilog resources and projects☆81Updated 8 months ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆444Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆164Updated this week
- FOSS Flow For FPGA☆413Updated 11 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- CORE-V Family of RISC-V Cores☆310Updated 9 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆163Updated 3 weeks ago
- ☆173Updated 2 years ago
- Magic VLSI Layout Tool☆589Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆413Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆276Updated 6 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆424Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆297Updated this week