mattvenn / awesome-opensource-asic-resourcesLinks
☆375Updated 2 years ago
Alternatives and similar repositories for awesome-opensource-asic-resources
Users that are interested in awesome-opensource-asic-resources are comparing it to the libraries listed below
Sorting:
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆376Updated 11 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆331Updated 2 months ago
- https://caravel-user-project.readthedocs.io☆227Updated 11 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆308Updated 3 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆389Updated last month
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆161Updated last year
- A list of resources related to the open-source FPGA projects☆437Updated 3 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆755Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆669Updated last week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆202Updated 3 weeks ago
- An overview of TL-Verilog resources and projects☆82Updated last month
- A huge VHDL library for FPGA and digital ASIC development☆450Updated last week
- ASIC implementation flow infrastructure, successor to OpenLane☆268Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Updated 2 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆223Updated last year
- Fabric generator and CAD tools.☆215Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆301Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆334Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆290Updated 8 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆74Updated 3 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆196Updated last week
- Curriculum for a university course to teach chip design using open source EDA tools☆133Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆484Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆439Updated this week
- ☆173Updated 2 years ago
- Book repository "Analysis and Design of Elementary MOS Amplifier Stages"☆375Updated last month
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆131Updated 10 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆460Updated last year
- CORE-V Family of RISC-V Cores☆320Updated 11 months ago