mattvenn / awesome-opensource-asic-resourcesLinks
☆331Updated 2 years ago
Alternatives and similar repositories for awesome-opensource-asic-resources
Users that are interested in awesome-opensource-asic-resources are comparing it to the libraries listed below
Sorting:
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆329Updated 3 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆335Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆282Updated last week
- https://caravel-user-project.readthedocs.io☆202Updated 4 months ago
- A list of resources related to the open-source FPGA projects☆413Updated 2 years ago
- Fabric generator and CAD tools.☆187Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆301Updated 3 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆153Updated last year
- FOSS Flow For FPGA☆389Updated 5 months ago
- A huge VHDL library for FPGA and digital ASIC development☆390Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆435Updated 9 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆183Updated last month
- SystemVerilog to Verilog conversion☆639Updated last month
- Opensource DDR3 Controller☆347Updated last week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆519Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆290Updated 2 weeks ago
- Common SystemVerilog components☆629Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆328Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated last year
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆533Updated last year
- A curated list of awesome resources for HDL design and verification☆151Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆557Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 4 months ago
- Magic VLSI Layout Tool☆543Updated this week
- CORE-V Family of RISC-V Cores☆274Updated 4 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 6 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆457Updated last week