mattvenn / awesome-opensource-asic-resourcesLinks
☆339Updated 2 years ago
Alternatives and similar repositories for awesome-opensource-asic-resources
Users that are interested in awesome-opensource-asic-resources are comparing it to the libraries listed below
Sorting:
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆345Updated 5 months ago
- https://caravel-user-project.readthedocs.io☆215Updated 6 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆351Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆287Updated last month
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆156Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆313Updated 5 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆590Updated this week
- A list of resources related to the open-source FPGA projects☆424Updated 2 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆637Updated 3 weeks ago
- Fabric generator and CAD tools.☆193Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆187Updated 3 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆263Updated 2 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆405Updated last week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆543Updated last year
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 9 months ago
- An overview of TL-Verilog resources and projects☆81Updated 4 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆175Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated last week
- VeeR EL2 Core☆294Updated 2 weeks ago
- Magic VLSI Layout Tool☆562Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆393Updated this week
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- FOSS Flow For FPGA☆402Updated 7 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆131Updated this week