mattvenn / awesome-opensource-asic-resourcesLinks
☆367Updated 2 years ago
Alternatives and similar repositories for awesome-opensource-asic-resources
Users that are interested in awesome-opensource-asic-resources are comparing it to the libraries listed below
Sorting:
- https://caravel-user-project.readthedocs.io☆224Updated 10 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆369Updated 9 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆323Updated 3 weeks ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆160Updated last year
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆382Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆302Updated 2 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆647Updated last week
- A list of resources related to the open-source FPGA projects☆433Updated 3 years ago
- Fabric generator and CAD tools.☆214Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆198Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆416Updated last week
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆284Updated 6 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆576Updated 2 years ago
- 100 Days of RTL☆403Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last month
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆223Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆454Updated last week
- Example designs showing different ways to use F4PGA toolchains.☆281Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆298Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆726Updated this week
- ASIC implementation flow infrastructure, successor to OpenLane☆216Updated this week
- FOSS Flow For FPGA☆415Updated 11 months ago
- An overview of TL-Verilog resources and projects☆82Updated last week
- CORE-V Family of RISC-V Cores☆310Updated 10 months ago
- A curated list of awesome resources for HDL design and verification☆166Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆238Updated 3 months ago
- VeeR EL2 Core☆309Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆427Updated last week