mattvenn / awesome-opensource-asic-resourcesLinks
☆343Updated 2 years ago
Alternatives and similar repositories for awesome-opensource-asic-resources
Users that are interested in awesome-opensource-asic-resources are comparing it to the libraries listed below
Sorting:
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆347Updated 6 months ago
- https://caravel-user-project.readthedocs.io☆216Updated 6 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆156Updated last year
- A list of resources related to the open-source FPGA projects☆425Updated 2 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆312Updated 6 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆288Updated 2 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆354Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 10 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆602Updated this week
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆267Updated 3 months ago
- Fabric generator and CAD tools.☆196Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆655Updated this week
- FOSS Flow For FPGA☆405Updated 8 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Example designs showing different ways to use F4PGA toolchains.☆277Updated last year
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆554Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆188Updated 3 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆406Updated last week
- A huge VHDL library for FPGA and digital ASIC development☆396Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆324Updated 9 months ago
- 100 Days of RTL☆391Updated last year
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆417Updated 2 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆293Updated this week
- An overview of TL-Verilog resources and projects☆82Updated 5 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆156Updated 2 months ago
- CORE-V Family of RISC-V Cores☆293Updated 7 months ago
- VeeR EL2 Core☆297Updated 2 weeks ago
- ☆115Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago